From: Muralidhara M K <muralimk@amd.com>
To: <linux-edac@vger.kernel.org>, <x86@kernel.org>
Cc: <linux-kernel@vger.kernel.org>, <bp@alien8.de>,
<mchehab@kernel.org>, <yazen.ghannam@amd.com>, <nchatrad@amd.com>,
Muralidhara M K <muralidhara.mk@amd.com>
Subject: [PATCH 0/5] AMD64 EDAC GPU Updates
Date: Mon, 15 May 2023 11:35:32 +0000 [thread overview]
Message-ID: <20230515113537.1052146-1-muralimk@amd.com> (raw)
From: Muralidhara M K <muralidhara.mk@amd.com>
This set adds GPU support to AMD64 EDAC starting with the MI200
(Aldebaran) series.
The AMD Instinct™ MI200 series accelerators are the data center GPUs.
Patch 1:
Adds PCI IDs without changing the existing AMD NB code.
Patch 2:
Recognizes the new UMC SMCA bank type in the decoder module as just
another UMC bank. Decode details are done in the AMD64 EDAC module.
Patch 3:
Adds code documentation on how the GPU memory is laid out in EDAC.
Patch 4:
Adds the bulk of the GPU-specific code.
Patch 5:
Handle differences in "AMD Node" enumeration for GPU dies.
Muralidhara M K (2):
EDAC/amd64: Document heterogeneous system enumeration
EDAC/amd64: Add support for AMD heterogeneous Family 19h Model 30h-3Fh
Yazen Ghannam (3):
x86/amd_nb: Add MI200 PCI IDs
x86/MCE/AMD, EDAC/mce_amd: Decode UMC_V2 ECC errors
EDAC/amd64: Cache and use GPU node map
Documentation/driver-api/edac.rst | 120 ++++++++++
arch/x86/kernel/amd_nb.c | 5 +
arch/x86/kernel/cpu/mce/amd.c | 6 +-
drivers/edac/amd64_edac.c | 386 +++++++++++++++++++++++++++---
drivers/edac/amd64_edac.h | 1 +
drivers/edac/mce_amd.c | 3 +-
include/linux/pci_ids.h | 1 +
7 files changed, 488 insertions(+), 34 deletions(-)
--
2.25.1
next reply other threads:[~2023-05-15 11:39 UTC|newest]
Thread overview: 13+ messages / expand[flat|nested] mbox.gz Atom feed top
2023-05-15 11:35 Muralidhara M K [this message]
2023-05-15 11:35 ` [PATCH 1/5] x86/amd_nb: Add MI200 PCI IDs Muralidhara M K
2023-05-31 9:42 ` Borislav Petkov
2023-06-05 14:14 ` [tip: ras/core] x86/amd_nb: Re-sort and re-indent PCI defines tip-bot2 for Borislav Petkov (AMD)
2023-06-05 14:14 ` [tip: ras/core] x86/amd_nb: Add MI200 PCI IDs tip-bot2 for Yazen Ghannam
2023-05-15 11:35 ` [PATCH 2/5] x86/MCE/AMD, EDAC/mce_amd: Decode UMC_V2 ECC errors Muralidhara M K
2023-06-05 14:14 ` [tip: ras/core] " tip-bot2 for Yazen Ghannam
2023-05-15 11:35 ` [PATCH 3/5] EDAC/amd64: Document heterogeneous system enumeration Muralidhara M K
2023-06-05 14:14 ` [tip: ras/core] " tip-bot2 for Muralidhara M K
2023-05-15 11:35 ` [PATCH 4/5] EDAC/amd64: Add support for AMD heterogeneous Family 19h Model 30h-3Fh Muralidhara M K
2023-06-05 14:14 ` [tip: ras/core] " tip-bot2 for Muralidhara M K
2023-05-15 11:35 ` [PATCH 5/5] EDAC/amd64: Cache and use GPU node map Muralidhara M K
2023-06-05 14:14 ` [tip: ras/core] " tip-bot2 for Yazen Ghannam
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20230515113537.1052146-1-muralimk@amd.com \
--to=muralimk@amd.com \
--cc=bp@alien8.de \
--cc=linux-edac@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=mchehab@kernel.org \
--cc=muralidhara.mk@amd.com \
--cc=nchatrad@amd.com \
--cc=x86@kernel.org \
--cc=yazen.ghannam@amd.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox
all inboxes | Powered by JetHome®