From: Tanmay Jagdale <tanmay@marvell.com>
To: <john.g.garry@oracle.com>, <will@kernel.org>,
<mike.leach@linaro.org>, <suzuki.poulose@arm.com>,
<peterz@infradead.org>, <mingo@redhat.com>, <acme@kernel.org>,
<mark.rutland@arm.com>, <irogers@google.com>,
<adrian.hunter@intel.com>
Cc: <linux-arm-kernel@lists.infradead.org>,
<linux-perf-users@vger.kernel.org>,
<linux-kernel@vger.kernel.org>, <sgoutham@marvell.com>,
<gcherian@marvell.com>, <lcherian@marvell.com>,
<areddy3@marvell.com>, Tanmay Jagdale <tanmay@marvell.com>
Subject: [PATCH 1/1] perf: cs-etm: Fixes in instruction sample synthesis
Date: Fri, 23 Jun 2023 23:52:04 +0530 [thread overview]
Message-ID: <20230623182204.25199-2-tanmay@marvell.com> (raw)
In-Reply-To: <20230623182204.25199-1-tanmay@marvell.com>
The existing method of synthesizing instruction samples has the
following issues:
1. Non-branch instructions have mnemonics of branch instructions.
2. Branch target address is missing.
Set the sample flags only when we reach the last instruction in
the tidq (which would be a branch instruction) to solve issue 1).
To fix issue 2), start synthesizing the instructions from the
previous packet (tidq->prev_packet) instead of current packet
(tidq->packet). This way, it is easy to figure out the target
address of the branch instruction in tidq->prev_packet which
is the current packet's (tidq->packet) first executed instruction.
After the switch to processing the previous packet first, we no
longer need to swap the packets during cs_etm__flush().
Signed-off-by: Tanmay Jagdale <tanmay@marvell.com>
---
tools/perf/util/cs-etm.c | 32 +++++++++++++++++++++++++-------
1 file changed, 25 insertions(+), 7 deletions(-)
diff --git a/tools/perf/util/cs-etm.c b/tools/perf/util/cs-etm.c
index 91299cc56bf7..446e00d98fd5 100644
--- a/tools/perf/util/cs-etm.c
+++ b/tools/perf/util/cs-etm.c
@@ -1418,10 +1418,26 @@ static int cs_etm__synth_instruction_sample(struct cs_etm_queue *etmq,
sample.stream_id = etmq->etm->instructions_id;
sample.period = period;
sample.cpu = tidq->packet->cpu;
- sample.flags = tidq->prev_packet->flags;
sample.cpumode = event->sample.header.misc;
- cs_etm__copy_insn(etmq, tidq->trace_chan_id, tidq->packet, &sample);
+ cs_etm__copy_insn(etmq, tidq->trace_chan_id, tidq->prev_packet, &sample);
+
+ /* Populate branch target information only when we encounter
+ * branch instruction, which is at the end of tidq->prev_packet.
+ */
+ if (addr == (tidq->prev_packet->end_addr - 4)) {
+ /* Update the perf_sample flags using the prev_packet
+ * since that is the queue we are synthesizing.
+ */
+ sample.flags = tidq->prev_packet->flags;
+
+ /* The last instruction of the previous queue would be a
+ * branch operation. Get the target of that branch by looking
+ * into the first executed instruction of the current packet
+ * queue.
+ */
+ sample.addr = cs_etm__first_executed_instr(tidq->packet);
+ }
if (etm->synth_opts.last_branch)
sample.branch_stack = tidq->last_branch;
@@ -1641,7 +1657,7 @@ static int cs_etm__sample(struct cs_etm_queue *etmq,
/* Get instructions remainder from previous packet */
instrs_prev = tidq->period_instructions;
- tidq->period_instructions += tidq->packet->instr_count;
+ tidq->period_instructions += tidq->prev_packet->instr_count;
/*
* Record a branch when the last instruction in
@@ -1721,8 +1737,11 @@ static int cs_etm__sample(struct cs_etm_queue *etmq,
* been executed, but PC has not advanced to next
* instruction)
*/
+ /* Get address from prev_packet since we are synthesizing
+ * that in cs_etm__synth_instruction_sample()
+ */
addr = cs_etm__instr_addr(etmq, trace_chan_id,
- tidq->packet, offset - 1);
+ tidq->prev_packet, offset - 1);
ret = cs_etm__synth_instruction_sample(
etmq, tidq, addr,
etm->instructions_sample_period);
@@ -1786,7 +1805,7 @@ static int cs_etm__flush(struct cs_etm_queue *etmq,
/* Handle start tracing packet */
if (tidq->prev_packet->sample_type == CS_ETM_EMPTY)
- goto swap_packet;
+ goto reset_last_br;
if (etmq->etm->synth_opts.last_branch &&
etmq->etm->synth_opts.instructions &&
@@ -1822,8 +1841,7 @@ static int cs_etm__flush(struct cs_etm_queue *etmq,
return err;
}
-swap_packet:
- cs_etm__packet_swap(etm, tidq);
+reset_last_br:
/* Reset last branches after flush the trace */
if (etm->synth_opts.last_branch)
--
2.34.1
next prev parent reply other threads:[~2023-06-23 18:24 UTC|newest]
Thread overview: 5+ messages / expand[flat|nested] mbox.gz Atom feed top
2023-06-23 18:22 [PATCH 0/1] Fix Coresight instruction synthesis logic Tanmay Jagdale
2023-06-23 18:22 ` Tanmay Jagdale [this message]
2023-06-26 10:20 ` [PATCH 1/1] perf: cs-etm: Fixes in instruction sample synthesis James Clark
2023-06-28 8:01 ` Tanmay Jagdale
2023-06-28 13:27 ` James Clark
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20230623182204.25199-2-tanmay@marvell.com \
--to=tanmay@marvell.com \
--cc=acme@kernel.org \
--cc=adrian.hunter@intel.com \
--cc=areddy3@marvell.com \
--cc=gcherian@marvell.com \
--cc=irogers@google.com \
--cc=john.g.garry@oracle.com \
--cc=lcherian@marvell.com \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-perf-users@vger.kernel.org \
--cc=mark.rutland@arm.com \
--cc=mike.leach@linaro.org \
--cc=mingo@redhat.com \
--cc=peterz@infradead.org \
--cc=sgoutham@marvell.com \
--cc=suzuki.poulose@arm.com \
--cc=will@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox
all inboxes | Powered by JetHome®