From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id E9D51CD4F35 for ; Fri, 22 Sep 2023 08:57:21 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S232744AbjIVI50 (ORCPT ); Fri, 22 Sep 2023 04:57:26 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:46244 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S232719AbjIVI5Y (ORCPT ); Fri, 22 Sep 2023 04:57:24 -0400 Received: from mail-pg1-x536.google.com (mail-pg1-x536.google.com [IPv6:2607:f8b0:4864:20::536]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 2B0F7CA for ; Fri, 22 Sep 2023 01:57:18 -0700 (PDT) Received: by mail-pg1-x536.google.com with SMTP id 41be03b00d2f7-53fa455cd94so1338512a12.2 for ; Fri, 22 Sep 2023 01:57:18 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=sifive.com; s=google; t=1695373037; x=1695977837; darn=vger.kernel.org; h=references:in-reply-to:message-id:date:subject:cc:to:from:from:to :cc:subject:date:message-id:reply-to; bh=F/fCPUALx1igoJTdhtRLyUtdiJnxsv78mR4MUJv4qBk=; b=beGgKb+TWYwjrmuzhVeSyxaEjpST9dGh22eUeEs/44FmdhDJCOv2vqgsCGuKDDmAcV p9TXAUJvJ+dmrRfLicGAL4g90N4IKmpus/7vSgHN2DTrGXRR9z7orZ5qGpDIVwmwikf2 LLYdn72GmOaZZV4snGLjY4TFn0hEsSSRjbzDyByolkX3PJS39t1WrL5uQS1u34lr6vk8 QDGVPbFw/7p3eXlCCX4X9J7esONLIOuaJaiaLkdD2TWMHeTKkNEKcT6JREYwhyIMhcBu HgFsTUVvi5hpX8rb12dYH/+UMV1O5q0MUEHrysPfzi8jDQveD8d9MbLBFnj/YJgV8Xxv acXw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1695373037; x=1695977837; h=references:in-reply-to:message-id:date:subject:cc:to:from :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to; bh=F/fCPUALx1igoJTdhtRLyUtdiJnxsv78mR4MUJv4qBk=; b=GSUoEZP8DM53nNfqehKC8ncEOiPfgCP/Y8BWJERaZgiM82BituCg8gnCaMCU/Lp2DX 54PW84RuxWt5pLpV8POGmnbomhcMLaJgd4OB7aUE8cSjymffJU1AC9iAV7rsmeShetcW PPMZ9G+OCcyQMO2qnr9KCWgz9/6hklas7Wm9EVZbBLMv/3CurdLg1UaSO3YFsbNCdl5B wKfWI9mE01ipuiyLPGAl4xsP4d9BkRhAegLdPeEQbeKarufKILkWktnXzwKNi9UaPKd4 G7wWpcE7X8D28psF/j+K3GaQ2QY1nh48ccycpFmzAmp7MIGx0Kp/srTDVu6V7Q3lHf2X WR6w== X-Gm-Message-State: AOJu0Yx1KfLwIpYzDSusBk9fvwdsNhGUPLgwE/5inCAYFgMiAKXLrJUA bsEFDOqVWzlJmkvcszkqNoc3fw== X-Google-Smtp-Source: AGHT+IHQuDmm4XJD/EaaLhVrbzcHCkaG+iIjY/t5jt03Nftlcsx7KXgLd1DRqYf6xW91942noz6xTg== X-Received: by 2002:a05:6a21:7899:b0:131:b3fa:eaaa with SMTP id bf25-20020a056a21789900b00131b3faeaaamr7980727pzc.61.1695373037555; Fri, 22 Sep 2023 01:57:17 -0700 (PDT) Received: from hsinchu26.internal.sifive.com (59-124-168-89.hinet-ip.hinet.net. [59.124.168.89]) by smtp.gmail.com with ESMTPSA id t15-20020a17090a024f00b00256b67208b1sm4815024pje.56.2023.09.22.01.57.12 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 22 Sep 2023 01:57:17 -0700 (PDT) From: Yong-Xuan Wang To: linux-riscv@lists.infradead.org, kvm-riscv@lists.infradead.org Cc: greentime.hu@sifive.com, vincent.chen@sifive.com, tjytimi@163.com, alex@ghiti.fr, Yong-Xuan Wang , Paul Walmsley , Palmer Dabbelt , Albert Ou , Anup Patel , Guo Ren , Andrew Jones , Conor Dooley , Daniel Henrique Barboza , wchen , Heiko Stuebner , Jisheng Zhang , Andrew Morton , Alexandre Ghiti , Kemeng Shi , "Matthew Wilcox (Oracle)" , Charlie Jenkins , Sergey Matyukevich , David Hildenbrand , Qinglin Pan , Rick Edgecombe , Sunil V L , Evan Green , linux-kernel@vger.kernel.org Subject: [PATCH v2 1/3] RISC-V: Detect and Enable Svadu Extension Support Date: Fri, 22 Sep 2023 08:56:47 +0000 Message-Id: <20230922085701.3164-2-yongxuan.wang@sifive.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20230922085701.3164-1-yongxuan.wang@sifive.com> References: <20230922085701.3164-1-yongxuan.wang@sifive.com> Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org We detect Svadu extension support from DTB and add arch_has_hw_pte_young() to enable optimization in MGLRU and __wp_page_copy_user() if Svadu extension is available. Co-developed-by: Jinyu Tang Signed-off-by: Jinyu Tang Signed-off-by: Yong-Xuan Wang --- arch/riscv/include/asm/csr.h | 1 + arch/riscv/include/asm/hwcap.h | 1 + arch/riscv/include/asm/pgtable.h | 6 ++++++ arch/riscv/kernel/cpufeature.c | 1 + 4 files changed, 9 insertions(+) diff --git a/arch/riscv/include/asm/csr.h b/arch/riscv/include/asm/csr.h index 777cb8299551..10648b372a2a 100644 --- a/arch/riscv/include/asm/csr.h +++ b/arch/riscv/include/asm/csr.h @@ -194,6 +194,7 @@ /* xENVCFG flags */ #define ENVCFG_STCE (_AC(1, ULL) << 63) #define ENVCFG_PBMTE (_AC(1, ULL) << 62) +#define ENVCFG_HADE (_AC(1, ULL) << 61) #define ENVCFG_CBZE (_AC(1, UL) << 7) #define ENVCFG_CBCFE (_AC(1, UL) << 6) #define ENVCFG_CBIE_SHIFT 4 diff --git a/arch/riscv/include/asm/hwcap.h b/arch/riscv/include/asm/hwcap.h index b7b58258f6c7..1013661d6516 100644 --- a/arch/riscv/include/asm/hwcap.h +++ b/arch/riscv/include/asm/hwcap.h @@ -58,6 +58,7 @@ #define RISCV_ISA_EXT_ZICSR 40 #define RISCV_ISA_EXT_ZIFENCEI 41 #define RISCV_ISA_EXT_ZIHPM 42 +#define RISCV_ISA_EXT_SVADU 43 #define RISCV_ISA_EXT_MAX 64 diff --git a/arch/riscv/include/asm/pgtable.h b/arch/riscv/include/asm/pgtable.h index b2ba3f79cfe9..028b700cd27b 100644 --- a/arch/riscv/include/asm/pgtable.h +++ b/arch/riscv/include/asm/pgtable.h @@ -629,6 +629,12 @@ static inline pgprot_t pgprot_writecombine(pgprot_t _prot) return __pgprot(prot); } +#define arch_has_hw_pte_young arch_has_hw_pte_young +static inline bool arch_has_hw_pte_young(void) +{ + return riscv_has_extension_unlikely(RISCV_ISA_EXT_SVADU); +} + /* * THP functions */ diff --git a/arch/riscv/kernel/cpufeature.c b/arch/riscv/kernel/cpufeature.c index 1cfbba65d11a..ead378c04991 100644 --- a/arch/riscv/kernel/cpufeature.c +++ b/arch/riscv/kernel/cpufeature.c @@ -178,6 +178,7 @@ const struct riscv_isa_ext_data riscv_isa_ext[] = { __RISCV_ISA_EXT_DATA(ssaia, RISCV_ISA_EXT_SSAIA), __RISCV_ISA_EXT_DATA(sscofpmf, RISCV_ISA_EXT_SSCOFPMF), __RISCV_ISA_EXT_DATA(sstc, RISCV_ISA_EXT_SSTC), + __RISCV_ISA_EXT_DATA(svadu, RISCV_ISA_EXT_SVADU), __RISCV_ISA_EXT_DATA(svinval, RISCV_ISA_EXT_SVINVAL), __RISCV_ISA_EXT_DATA(svnapot, RISCV_ISA_EXT_SVNAPOT), __RISCV_ISA_EXT_DATA(svpbmt, RISCV_ISA_EXT_SVPBMT), -- 2.17.1