From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-pl1-f176.google.com (mail-pl1-f176.google.com [209.85.214.176]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 884002556F for ; Fri, 9 Aug 2024 21:44:51 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.214.176 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1723239893; cv=none; b=AiNLKwz3wPL8GTFTQGOACtcx8mjZsKp963gXLYBx83VgK14qe2t109/3K7xqffAefJo0efS6xU2/26upt8AByruCUytgwIYu3vhzlOGHQFxZMXEgQyZ6qsj7C+Gg3sb4ZMmm5pK40kp3Hw2gg+VT/JIGYKnU+6MwTk5OQ7fMhgE= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1723239893; c=relaxed/simple; bh=L6QdXwkyWnmKBfm5uPl8ML/MCAP3PXl6h9dUOrmEWF4=; h=From:To:Cc:Subject:Date:Message-Id:MIME-Version; b=QfdwOtLTT2VM8CtE3xZ4076dBHqQhiJAaLUR7Hojr0SAZVrqbasZF4MBfi8Va4HOeRoY7U/Y3NjkgKLRMRQntkQjjWCSllYtA9qi8GOcnxIrHOdEcw0HxP4IJbUogjZ6gcV3AdVF5LMfvS7gopTTAiV//Puq7nkMQC5FcuXrPw0= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=rivosinc.com; spf=pass smtp.mailfrom=rivosinc.com; dkim=pass (2048-bit key) header.d=rivosinc-com.20230601.gappssmtp.com header.i=@rivosinc-com.20230601.gappssmtp.com header.b=zl3O1Mp8; arc=none smtp.client-ip=209.85.214.176 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=rivosinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=rivosinc.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=rivosinc-com.20230601.gappssmtp.com header.i=@rivosinc-com.20230601.gappssmtp.com header.b="zl3O1Mp8" Received: by mail-pl1-f176.google.com with SMTP id d9443c01a7336-1fd640a6454so23070525ad.3 for ; Fri, 09 Aug 2024 14:44:51 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=rivosinc-com.20230601.gappssmtp.com; s=20230601; t=1723239891; x=1723844691; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to; bh=xFVEa+6FYfEUaLF0deMiv8D8IxrvrJD54aZshK+oobU=; b=zl3O1Mp8QEhIWodzM/cFHn5j90IJJK8UYneCg9SLBdZuBWPTD5zOnHneeLqBAdD1IC OeGvgNxhzA94r0RM8XSDbzG3fT+fPd7dSNJi3XpWTMgbOG3VmCYfK8Y7+9yjuYlnhGMD 60oNouINndueINPDA7i9c3WjLOlwoLp+KL8Dr1SZ42VANma/HqnkEZGQnQbef6wbMzP9 hn0xXIwLTdToYRQnZgaoeosKC1Z5Dr4YcpkQleZa3ZCcdvapq4YfxJoINyoJbZxe+fZy frUgCFAlWjE5n8tv6jmTnOP3gEfFpFz3iu5N25mVp7/kjIMcKHXXgrQAmOx2ZKHgPwty Eo6g== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1723239891; x=1723844691; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=xFVEa+6FYfEUaLF0deMiv8D8IxrvrJD54aZshK+oobU=; b=jw11bLobYmTF1IJR1mPR1OMLFRlw2xDI3NzqPr+CXfyUMW465uVGKn0YuyT6ANna06 9uIPoEqLUZRn2IndV2MMLF9qQJkVGKNSZ/b1NWCTRe8bE2gNsxqQq7hSW1fK7Q0AqyC0 sjQq8346Qb5I3Y90kpGQFZaGMig/UpajK2MoH/rgewDWVvcez4OrQMWnmefBLmcHkLNi zpu3kw/ASSEfp9yv+isP9fkpGO5/LTYD3vlXT+PO0AICyVLt+BlRkaPX//36A+BS+sS/ QqYRcdTMtD8dgtEQjdpkYrjuIDiI/hWrpHwyZlD3f6IRBcSGFOVRv/hpDe2+L0vek1AT hGMg== X-Forwarded-Encrypted: i=1; AJvYcCWHOBvbsWcjfTnkjcp2qnYYgAhbFJTqWelaumD2yBmbzbLidvj5AS5nPKOUIqazTUu5gMnDd61+1kMctuy/Qo/l2iQhBG+ZqEOeHhAH X-Gm-Message-State: AOJu0YxUHwnC+981gcT8Cjvg7tCehpYjVxioYJXy8gcy/42e/sLas/Be NBWbt0Yi3SY8lCZcKMtaYukx05n9Mg/1A7J3T95rSEaTGi5cZVbXwsiPyrjNb5o= X-Google-Smtp-Source: AGHT+IEIQGIlcJkuXdHdnqgIFBd988zwGWuS+RZnMCFZ5blJtXDE4KnUgqtwnNd4P70lZgiR4fLR7A== X-Received: by 2002:a17:902:fc4b:b0:1fb:9471:84b5 with SMTP id d9443c01a7336-200ae5a9fe3mr30084305ad.37.1723239890802; Fri, 09 Aug 2024 14:44:50 -0700 (PDT) Received: from evan.ba.rivosinc.com ([64.71.180.162]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-200bb7e93fesm2073905ad.43.2024.08.09.14.44.49 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 09 Aug 2024 14:44:50 -0700 (PDT) From: Evan Green To: Palmer Dabbelt Cc: Yangyu Chen , Evan Green , Albert Ou , Alexandre Ghiti , Andrew Jones , Andy Chiu , Anup Patel , Ben Dooks , =?UTF-8?q?Bj=C3=B6rn=20T=C3=B6pel?= , Charlie Jenkins , =?UTF-8?q?Cl=C3=A9ment=20L=C3=A9ger?= , Conor Dooley , Costa Shulyupin , Erick Archer , "Gustavo A. R. Silva" , Jonathan Corbet , Paul Walmsley , linux-doc@vger.kernel.org, linux-kernel@vger.kernel.org, linux-riscv@lists.infradead.org Subject: [PATCH v4 0/2] RISC-V: hwprobe: Misaligned scalar perf fix and rename Date: Fri, 9 Aug 2024 14:44:42 -0700 Message-Id: <20240809214444.3257596-1-evan@rivosinc.com> X-Mailer: git-send-email 2.34.1 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit The CPUPERF0 hwprobe key was documented and identified in code as a bitmask value, but its contents were an enum. This produced incorrect behavior in conjunction with the WHICH_CPUS hwprobe flag. The first patch in this series fixes the bitmask/enum problem by creating a new hwprobe key that returns the same data, but is properly described as a value instead of a bitmask. The second patch renames the value definitions in preparation for adding vector misaligned access info. As of this version, the old defines are kept in place to maintain source compatibility with older userspace programs. Changes in v4: - Rebased - Add the word scalar (Charlie) Changes in v3: - Further documentation wordsmithing (Conor) - Leave the old defines in place (Conor, Palmer) Changes in v2: - Clarified the distinction of slow and fast refers to misaligned word accesses. Previously it just said misaligned accesses, leaving it ambiguous as to which type of access was measured. - Removed shifts in values (Andrew) - Renamed key to RISCV_HWPROBE_KEY_MISALIGNED_SCALAR_PERF (Palmer) - Added patch to rename misaligned perf key values (Palmer) Evan Green (2): RISC-V: hwprobe: Add MISALIGNED_PERF key RISC-V: hwprobe: Add SCALAR to misaligned perf defines Documentation/arch/riscv/hwprobe.rst | 36 +++++++++++++--------- arch/riscv/include/asm/hwprobe.h | 2 +- arch/riscv/include/uapi/asm/hwprobe.h | 6 ++++ arch/riscv/kernel/sys_hwprobe.c | 11 ++++--- arch/riscv/kernel/traps_misaligned.c | 6 ++-- arch/riscv/kernel/unaligned_access_speed.c | 12 ++++---- 6 files changed, 44 insertions(+), 29 deletions(-) -- 2.34.1