From: Lijuan Gao <quic_lijuang@quicinc.com>
To: <kernel@quicinc.com>, Bjorn Andersson <andersson@kernel.org>,
"Konrad Dybcio" <konradybcio@kernel.org>,
Rob Herring <robh@kernel.org>,
"Krzysztof Kozlowski" <krzk+dt@kernel.org>,
Conor Dooley <conor+dt@kernel.org>,
"Thomas Gleixner" <tglx@linutronix.de>
Cc: <linux-arm-msm@vger.kernel.org>, <devicetree@vger.kernel.org>,
<linux-kernel@vger.kernel.org>,
Lijuan Gao <quic_lijuang@quicinc.com>,
Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
Subject: [PATCH v2 0/6] Add initial support for QCS615 SoC and QCS615 RIDE board
Date: Fri, 13 Sep 2024 19:55:22 +0800 [thread overview]
Message-ID: <20240913-add_initial_support_for_qcs615-v2-0-9236223e7dab@quicinc.com> (raw)
This introduces the Device Tree for the QCS615 platform.
Features added and enabled:
- CPUs with PSCI idle states
- Interrupt-controller with PDC wakeup support
- Timers, TCSR Clock Controllers
- Reserved Shared memory
- QFPROM
- TLMM
- Watchdog
- RPMH controller
- Sleep stats driver
This series are splited into three parts:
- 1-3: Binding files for QCS615 SoC and PDC (Reviewed)
- 4 : Soc table entry (Reviewed)
- 5-6: Initial DTSI and RIDE board device tree
Bindings Dependencies:
watchdog: https://lore.kernel.org/all/20240912-add_watchdog_compatible_for_qcs615-v1-1-ec22b5ad9891@quicinc.com/
qfprom: https://lore.kernel.org/all/20240912-add_qfprom_compatible_for_qcs615-v1-1-9ef2e26c14ee@quicinc.com/
tcsr: https://lore.kernel.org/all/20240912-add_tcsr_compatible_for_qcs615-v1-1-5b85dd4d42ad@quicinc.com/
Build Dependencies:
tlmm: https://lore.kernel.org/all/20240910-add_qcs615_pinctrl_driver-v1-0-36f4c0d527d8@quicinc.com/
Patch made the following verifications:
- Successfully pass dt_binding_check with DT_CHECKER_FLAGS=-m for earch binding file
- Successfully pass dtbs_check with W=1 for dts
- Verified CPU Hotplug and online CPUs on QCS615 ride board
- Checked pinctrl-maps path
- Verified Watchdog functional with "echo 1 > /dev/watchdog", can trigger
a watchdog bark and later bite
- Verified functional with DCC console function on QCS615 ride board
- RPMH controller driver probed successfully
- Sleep stats driver probed successfully and checked qcom_stats
node on QCS615 ride board
Signed-off-by: Lijuan Gao <quic_lijuang@quicinc.com>
---
Changes in v2:
- Collected reviewed-bys
- Removed extra blank line
- Removed redundant function
- Renamed xo-board to xo-board-clk and move it and sleep-clk to board dts
- Renamed system-sleep to cluster_sleep_2
- Removed cluster1
- Added entry-method for idle-states
- Added DTS chassis type
- Added TCSR Clock Controllers
- Added Reserved Shared memory
- Added QFPROM
- Added TLMM
- Added Watchdog
- Added RPMH controller
- Added Sleep stats driver
- Link to v1: https://lore.kernel.org/r/20240828-add_initial_support_for_qcs615-v1-0-5599869ea10f@quicinc.com
---
Lijuan Gao (6):
dt-bindings: arm: qcom: document QCS615 and the reference board
dt-bindings: arm: qcom,ids: add SoC ID for QCS615
dt-bindings: qcom,pdc: document QCS615 Power Domain Controller
soc: qcom: socinfo: Add QCS615 SoC ID table entry
arm64: dts: qcom: add initial support for QCS615 DTSI
arm64: dts: qcom: add base QCS615 RIDE dts
Documentation/devicetree/bindings/arm/qcom.yaml | 6 +
.../bindings/interrupt-controller/qcom,pdc.yaml | 1 +
arch/arm64/boot/dts/qcom/Makefile | 1 +
arch/arm64/boot/dts/qcom/qcs615-ride.dts | 34 ++
arch/arm64/boot/dts/qcom/qcs615.dtsi | 511 +++++++++++++++++++++
drivers/soc/qcom/socinfo.c | 1 +
include/dt-bindings/arm/qcom,ids.h | 1 +
7 files changed, 555 insertions(+)
---
base-commit: 100cc857359b5d731407d1038f7e76cd0e871d94
change-id: 20240910-add_initial_support_for_qcs615-1a96c3469728
Best regards,
--
Lijuan Gao <quic_lijuang@quicinc.com>
next reply other threads:[~2024-09-13 11:56 UTC|newest]
Thread overview: 9+ messages / expand[flat|nested] mbox.gz Atom feed top
2024-09-13 11:55 Lijuan Gao [this message]
2024-09-13 11:55 ` [PATCH v2 1/6] dt-bindings: arm: qcom: document QCS615 and the reference board Lijuan Gao
2024-09-13 11:55 ` [PATCH v2 2/6] dt-bindings: arm: qcom,ids: add SoC ID for QCS615 Lijuan Gao
2024-09-13 11:55 ` [PATCH v2 3/6] dt-bindings: qcom,pdc: document QCS615 Power Domain Controller Lijuan Gao
2024-09-13 11:55 ` [PATCH v2 4/6] soc: qcom: socinfo: Add QCS615 SoC ID table entry Lijuan Gao
2024-09-13 11:55 ` [PATCH v2 5/6] arm64: dts: qcom: add initial support for QCS615 DTSI Lijuan Gao
2024-09-13 11:55 ` [PATCH v2 6/6] arm64: dts: qcom: add base QCS615 RIDE dts Lijuan Gao
2024-09-13 14:24 ` [PATCH v2 0/6] Add initial support for QCS615 SoC and QCS615 RIDE board Rob Herring (Arm)
2024-09-18 2:36 ` Lijuan Gao
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20240913-add_initial_support_for_qcs615-v2-0-9236223e7dab@quicinc.com \
--to=quic_lijuang@quicinc.com \
--cc=andersson@kernel.org \
--cc=conor+dt@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=kernel@quicinc.com \
--cc=konradybcio@kernel.org \
--cc=krzk+dt@kernel.org \
--cc=krzysztof.kozlowski@linaro.org \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=robh@kernel.org \
--cc=tglx@linutronix.de \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox
all inboxes | Powered by JetHome®