From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-ej1-f53.google.com (mail-ej1-f53.google.com [209.85.218.53]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 2102B198A25 for ; Sun, 12 Jan 2025 12:34:08 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.218.53 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1736685251; cv=none; b=CZkcD/a3uCvXwNVGtSqBcKu6Af2Gc0Dc5YfQ7ey8/aW/YkaNw+qINzPfvOa0ZLMRwfpM5yhgYfG6u9RgH9sOeGvKD+7K9ywGSRVachvzykZoAilCOEOfrZvuqlE8OsvTcqQzyiy0fAClaQHGWRMNqxo8Uoe5efFRlvsG7HpkmYk= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1736685251; c=relaxed/simple; bh=6HB0g4DsD2dVydZSH1Wy1INSDIKWWoonHGLke/ju22o=; h=From:To:Cc:Subject:Date:Message-ID:MIME-Version; b=HmKQhoChL79sKO2Pd38UBRogrxRv+Ck3gK/00YNp1O4vyzEBHIRjadHw1XPctTjLu/Z4uA1zHmqruQtbQhSJO4CTBb3aQOGTMNOjApx2HAvC+0wXE6rsCiO5sH09VoIHc4MZeMaazXOxKcplRVTjWtwCisKfT4QFRogFC/nziXI= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=nnRiKgMX; arc=none smtp.client-ip=209.85.218.53 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="nnRiKgMX" Received: by mail-ej1-f53.google.com with SMTP id a640c23a62f3a-aa69107179cso660946066b.0 for ; Sun, 12 Jan 2025 04:34:08 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1736685247; x=1737290047; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to; bh=ZuUaCOd0CHv8OPDDzk4Qc7PUxSYAYuaG0jg5TgqLAc4=; b=nnRiKgMXaXJjM1BFhQx4PP7CG0rCaHPLaqbXf5kYjtqNGI+kUREHdJm5S7AVdfqYYS OPU1Yk1pBxLibyK1bi14tfVeQimMahKWZZXSS+meHfAXR1ykpKEARjyddfg2OLD1T44E xK17hRH+UjtqlVy0eGCcebm9Bpi9DQ68jiE8jYa2H/awTrqlQY2fV+vvMmVNkVePnwRH yi9Xx+FrMQrU+F5/vrFPYEZYxHc7pH5o4PW8DHTgqvoT/v1M/wU2s55Vt1+pN1HxaNvT p+RbE1MYfVyH5Qyw+e6teufq8zSgQBLtu/dQWkm+mUMqEpNlLyipYvbZTM2Z4mD1HdgQ fY9A== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1736685247; x=1737290047; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=ZuUaCOd0CHv8OPDDzk4Qc7PUxSYAYuaG0jg5TgqLAc4=; b=q9/lmo5MxGmN8uM8wynPKhzP2AIHb9NW+aYlmCNxOEXIMTCLUHst9QwRwN8pA4tNy5 kFAJZTv1RzH6fdePg60OnSmV9/NhmaHDW161zywkgUM8xsepFdMkmDI16gZgUkXEEU65 NxkEgEujhzupwE8fcxVo6BThsPi2ZIMi8eFNhy6R4SSptYq/MLDbjkKCQM7Vi7Rm3Pxe g8qYlgIIlpgpuSkXmFNdKMhNRlHXCvxim3RKyM3RUcBl0JfKwcQm8FjEkwApRnsRRsNZ MUydz+l7pI7YVzJ+WSGfRP1Q9g6eOPMKOxWCu5yrgTtUCWxJo3u4upVQt28OXnTlavI9 Bf+A== X-Forwarded-Encrypted: i=1; AJvYcCVAhmzkVW7NaXcK9RTdxlNap8u6D7JX7dSX2Ykpgoz9X51Yb1LGpn02rcuvSIBxvYbr+WRVqD/8F1s/wjg=@vger.kernel.org X-Gm-Message-State: AOJu0YwyOQTWQvRx0l8hhnpmfYHGdWNl+v633FF1DQJIb1RoaiXQ18hb 18LaYIYG95p95WF47BWnXsBshrdnSlCNc/1jphdQR6Jd0YM9+Toj X-Gm-Gg: ASbGnctWj1PRWQeWihjmvgD8scyw0BFLf4I7CVE4agPB4tZwHeOQbiw8MVi6oEARKUG 8awEDCKVBsxBBUQJsBPUVXf69RseJpI2eX23sILdoT3qRLb6bIXQJB0CSeIfJgYPA4iQRl8x5gj 0k7U7U7yMhrViyuwk3ieeDRnL8NZ1tAEmlWWykvKpDbS062vammoZFThso6+587Q4mvZMiedVG1 6OWwio4DIeVTBkiV3l7cAm3NLSxxjvc6biDUsnwt1H2RNaEU83fh4y9BxB5/aNQ6fbdUdqmbM5B DpLHiMoE8VWzjgMTd5xMgSpxk4QhezFzfSpQKBXkW3o= X-Google-Smtp-Source: AGHT+IEgimICm5S4YoCABdNXTi31TKxcYwTAsjDlcsVhxwDErJSK3jk8m25wG7zrTUqLVorH3tNhbQ== X-Received: by 2002:a17:907:9622:b0:aa6:acbb:3653 with SMTP id a640c23a62f3a-ab2ab66d653mr1638626266b.12.1736685247017; Sun, 12 Jan 2025 04:34:07 -0800 (PST) Received: from localhost.localdomain (146.10-240-81.adsl-dyn.isp.belgacom.be. [81.240.10.146]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-ab2c95b20b1sm365767166b.157.2025.01.12.04.34.06 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 12 Jan 2025 04:34:06 -0800 (PST) From: Philippe Simons To: Thomas Gleixner , Chen-Yu Tsai , Jernej Skrabec , Samuel Holland , linux-kernel@vger.kernel.org (open list:IRQCHIP DRIVERS), linux-arm-kernel@lists.infradead.org (moderated list:ARM/Allwinner sunXi SoC support), linux-sunxi@lists.linux.dev (open list:ARM/Allwinner sunXi SoC support) Cc: Philippe Simons Subject: [PATCH v2] irqchip/sunxi-nmi: add missing flag Date: Sun, 12 Jan 2025 13:34:02 +0100 Message-ID: <20250112123402.388520-1-simons.philippe@gmail.com> X-Mailer: git-send-email 2.47.1 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Some boards with Allwinner SoCs connect the PMIC's IRQ pin to the SoC's NMI pin instead of a normal GPIO. Since the power key is connected to the PMIC, and people expect to wake up a suspended system via this key, the NMI IRQ controller must stay alive when the system goes into suspend. Add the flag to prevent the sunxi NMI controller from going to sleep, so that the power key can wake up those systems. Signed-off-by: Philippe Simons --- drivers/irqchip/irq-sunxi-nmi.c | 4 +++- 1 file changed, 3 insertions(+), 1 deletion(-) diff --git a/drivers/irqchip/irq-sunxi-nmi.c b/drivers/irqchip/irq-sunxi-nmi.c index bb92fd85e..8dda0a85e 100644 --- a/drivers/irqchip/irq-sunxi-nmi.c +++ b/drivers/irqchip/irq-sunxi-nmi.c @@ -186,7 +186,9 @@ static int __init sunxi_sc_nmi_irq_init(struct device_node *node, gc->chip_types[0].chip.irq_unmask = irq_gc_mask_set_bit; gc->chip_types[0].chip.irq_eoi = irq_gc_ack_set_bit; gc->chip_types[0].chip.irq_set_type = sunxi_sc_nmi_set_type; - gc->chip_types[0].chip.flags = IRQCHIP_EOI_THREADED | IRQCHIP_EOI_IF_HANDLED; + gc->chip_types[0].chip.flags = IRQCHIP_EOI_THREADED | + IRQCHIP_EOI_IF_HANDLED | + IRQCHIP_SKIP_SET_WAKE; gc->chip_types[0].regs.ack = reg_offs->pend; gc->chip_types[0].regs.mask = reg_offs->enable; gc->chip_types[0].regs.type = reg_offs->ctrl; -- 2.47.1