From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-ej1-f49.google.com (mail-ej1-f49.google.com [209.85.218.49]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id DF62E18872F for ; Sat, 18 Jan 2025 12:40:55 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.218.49 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1737204058; cv=none; b=EdZnIi+nrflz3bAhaUPwCChJ3dlglaNca1NN+Cw7xFIFSjWRmZilt+QpNrDyJzmpvVt6sxh0pziNOX7gM1OWbc4+hFVLKpAj1fJIxfidLbzPOmUwVQbcG0VvttMpoJYEsX6AXeys1mqQodACQOM3/O9w9vGP/Lh1EBWQAHvRiic= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1737204058; c=relaxed/simple; bh=kQs6p/sguiTt33aX9Ord2e8m/sWMlm4NTrB0su2Kzpc=; h=From:To:Cc:Subject:Date:Message-ID:MIME-Version; b=qqPXU8IWYp710bUCmu5OT9dPJnKPOijlZYDtHk66OtHwTOUJamD0V+D9oqm7TrrEcUWx4LUe6G7uwIuo6s6gX7l5oIJxZFjuOsZjWQbO9BqZOYYIDZy0gmSFn+yz/M6K/IcPdOeQe1js05ezbY+MfKy/kdMq+m389GkyDrvJb6k= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com; spf=pass smtp.mailfrom=amarulasolutions.com; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b=lbBZUazG; arc=none smtp.client-ip=209.85.218.49 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b="lbBZUazG" Received: by mail-ej1-f49.google.com with SMTP id a640c23a62f3a-ab2c9b8aecaso462883566b.0 for ; Sat, 18 Jan 2025 04:40:55 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1737204054; x=1737808854; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to; bh=5onGhGKKEfsf2k5TF9MlXDxHozXopiDzBdinAngTivM=; b=lbBZUazGC+UO+hx2Qz0KF6V4vw/oiGanDONCKuZGt1ZlLbOfX8m9M7w6eXrsl4zaod 80K0s4b/ECOhhZur3PYecXOJzSJj7d0RFEb7OZ0FX/i+gGeRKLPQagWAwLTg4D8bBSqL 30+Cq8XF8zLPFOnY13Aa7PQ1Rey6VEBhwOT2w= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1737204054; x=1737808854; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=5onGhGKKEfsf2k5TF9MlXDxHozXopiDzBdinAngTivM=; b=PwMX63Oia7i1P6OX3Jx3h6K4+TJFgcX3c1I397KIrLzf1KaPXV2b9TdP1AV4e4eWoQ 8bNPmJnOZKa+OaWo1OtDi555ktADRlKj/RMB21aj9uNxG1pJhXtZWr9WfSPpVZuUQ1tx IQBjYOHHm7RA9PLUk8HCYk3UDAVcNfrF06l/G0CiiSWZ4pSVoECZHIuQwaeV2AHFKiA+ GTQPfZnK9XJ5gPqZtP+qZBgzHlMaU4KN1PgnYiHv4qbKXJAfCLf4EllQOe9CxixoxrCV SCSFEsiuzWzbx48FT0d/cDB7mgNTTn++U07xVXXd7deo3CkrxEdIObkfF+TCFH0Hfmw/ B2Fw== X-Gm-Message-State: AOJu0YyqIPSMKhkUVDWnj95v2dTqdpK+nbqhV0IeYfX1i5m+4kJXC2id zWpMKemiKVGw7dCWH+uiqmrmW4EJgcSwNSwAXYmYU1E87hrspRDqXdmD30Gtq/jQnkDLzwZ7Hd8 p X-Gm-Gg: ASbGnctIdLPWL11NOaoUlTI7ku1K2HMFlXFUbHRYU3xNRBGCjnFUmXJf6X35HQiBNvW dBiv7/XEKu9Js6ZmLIFS0COVL60NtvI2sUJGyUUIH8br+m78EFaS6fmX+IVBD2ifnxq8qts0Wmg M/fWPHHijZnd7f5mtDjBKXolGZu9leH7rQG9mIBJ/RS0elfTn6NxIi4UEZ0JAoLmD66GgnGzhTb GpHfaE057Cee4tmHbaOny12M3JXMY9HRlTvZm+6ZJmKx4D0560NQxGkCGvFjJIJRyzLuvQoTZWp 0XO6hetvnQIANZjIkeu21QMcChXTQ81XXXuQfrtb4pMarIp0aDx3ycACGRA5GswpOwTcFKP1p9r r6NyzLwac5hdtmlgJo/DytZG0PUhrB9tfK+zJ X-Google-Smtp-Source: AGHT+IEjybvZ0WW6CYRPWu4SGI7kaRbjpSjgRz2MqsdM529mQnQ12ESTPBLo6wSjpHehJu8b/HKv+A== X-Received: by 2002:a17:907:3f97:b0:aa6:82e8:e89b with SMTP id a640c23a62f3a-ab38b166589mr512324966b.28.1737204054044; Sat, 18 Jan 2025 04:40:54 -0800 (PST) Received: from dario-ThinkPad-T14s-Gen-2i.homenet.telecomitalia.it (host-79-30-28-209.retail.telecomitalia.it. [79.30.28.209]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-ab384fcd73dsm332562366b.178.2025.01.18.04.40.51 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 18 Jan 2025 04:40:53 -0800 (PST) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, Dario Binacchi , Abel Vesa , Conor Dooley , Dan Carpenter , Fabio Estevam , Krzysztof Kozlowski , Michael Turquette , Peng Fan , Pengutronix Kernel Team , Rob Herring , Sascha Hauer , Shawn Guo , Stephen Boyd , devicetree@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org, linux-clk@vger.kernel.org Subject: [PATCH v9 00/23] Support spread spectrum clocking for i.MX8M PLLs Date: Sat, 18 Jan 2025 13:39:43 +0100 Message-ID: <20250118124044.157308-1-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit The series adds support for spread spectrum clocking for i.MX8M{M,N,P} PLLs (audio, video and DRAM). It has been tested for the video PLL on boards using i.MX8MN and i.MX8MP. Changes in v9: - Add 'Reviewed-by' tag of Peng Fan for imx8mn platform patches - Fix building warning raised by the kernel test robot for patch v8, 11/18 clk: imx: add support for i.MX8MN anatop clock driver - Add patches for imx8m{m,p} platforms: - 23/23 clk: imx8mm: support spread spectrum clock generation - 22/23 clk: imx: add support for i.MX8MM anatop clock driver - 21/23 clk: imx8mp: support spread spectrum clock generation - 20/23 clk: imx8mp: rename ccm_base to base - 19/23 clk: imx: add support for i.MX8MP anatop clock driver Changes in v8: - Drop the patches added in version 7: - 10/23 dt-bindings: clock: imx8m-clock: add phandle to the anatop - 11/23 arm64: dts: imx8mm: add phandle to anatop within CCM - 12/23 arm64: dts: imx8mn: add phandle to anatop within CCM - 13/23 arm64: dts: imx8mp: add phandle to anatop within CCM - 14/23 arm64: dts: imx8mq: add phandle to anatop within CCM Changes in v7: - Add and manage fsl,anatop property as phandle to the anatop node with the new patches: - 10/23 dt-bindings: clock: imx8m-clock: add phandle to the anatop - 11/23 arm64: dts: imx8mm: add phandle to anatop within CCM - 12/23 arm64: dts: imx8mn: add phandle to anatop within CCM - 13/23 arm64: dts: imx8mp: add phandle to anatop within CCM - 14/23 arm64: dts: imx8mq: add phandle to anatop within CCM Changes in v6: - Merge patches: 10/20 dt-bindings: clock: imx8mm: add binding definitions for anatop 11/20 dt-bindings: clock: imx8mn: add binding definitions for anatop 12/20 dt-bindings: clock: imx8mp: add binding definitions for anatop to 05/20 dt-bindings: clock: imx8m-anatop: define clocks/clock-names now renamed 05/18 dt-bindings: clock: imx8m-anatop: add oscillators and PLLs - Split the patch 15/20 dt-bindings-clock-imx8m-clock-support-spread-spectru.patch into 12/18 dt-bindings: clock: imx8m-clock: add PLLs 16/18 dt-bindings: clock: imx8m-clock: support spread spectrum clocking Changes in v5: - Fix compilation errors. - Separate driver code from dt-bindings Changes in v4: - Add dt-bindings for anatop - Add anatop driver - Drop fsl,ssc-clocks from spread spectrum dt-bindings Changes in v3: - Patches 1/8 has been added in version 3. The dt-bindings have been moved from fsl,imx8m-anatop.yaml to imx8m-clock.yaml. The anatop device (fsl,imx8m-anatop.yaml) is indeed more or less a syscon, so it represents a memory area accessible by ccm (imx8m-clock.yaml) to setup the PLLs. - Patches {3,5}/8 have been added in version 3. - Patches {4,6,8}/8 use ccm device node instead of the anatop one. Changes in v2: - Add "allOf:" and place it after "required:" block, like in the example schema. - Move the properties definition to the top-level. - Drop unit types as requested by the "make dt_binding_check" command. Dario Binacchi (23): dt-bindings: clock: imx8mm: add VIDEO_PLL clocks clk: imx8mm: rename video_pll1 to video_pll dt-bindings: clock: imx8mp: add VIDEO_PLL clocks clk: imx8mp: rename video_pll1 to video_pll dt-bindings: clock: imx8m-anatop: add oscillators and PLLs arm64: dts: imx8mm: add anatop clocks arm64: dts: imx8mn: add anatop clocks arm64: dts: imx8mp: add anatop clocks arm64: dts: imx8mq: add anatop clocks clk: imx: add hw API imx_anatop_get_clk_hw clk: imx: add support for i.MX8MN anatop clock driver dt-bindings: clock: imx8m-clock: add PLLs arm64: dts: imx8mm: add PLLs to clock controller module (CCM) arm64: dts: imx8mn: add PLLs to clock controller module (CCM) arm64: dts: imx8mp: add PLLs to clock controller module (CCM) dt-bindings: clock: imx8m-clock: support spread spectrum clocking clk: imx: pll14xx: support spread spectrum clock generation clk: imx8mn: support spread spectrum clock generation clk: imx: add support for i.MX8MP anatop clock driver clk: imx8mp: rename ccm_base to base clk: imx8mp: support spread spectrum clock generation clk: imx: add support for i.MX8MM anatop clock driver clk: imx8mm: support spread spectrum clock generation .../bindings/clock/fsl,imx8m-anatop.yaml | 53 +- .../bindings/clock/imx8m-clock.yaml | 74 +- arch/arm64/boot/dts/freescale/imx8mm.dtsi | 11 +- arch/arm64/boot/dts/freescale/imx8mn.dtsi | 11 +- arch/arm64/boot/dts/freescale/imx8mp.dtsi | 11 +- arch/arm64/boot/dts/freescale/imx8mq.dtsi | 2 + drivers/clk/imx/Makefile | 6 +- drivers/clk/imx/clk-imx8mm-anatop.c | 287 ++++++++ drivers/clk/imx/clk-imx8mm.c | 275 ++++--- drivers/clk/imx/clk-imx8mn-anatop.c | 283 ++++++++ drivers/clk/imx/clk-imx8mn.c | 196 +++-- drivers/clk/imx/clk-imx8mp-anatop.c | 305 ++++++++ drivers/clk/imx/clk-imx8mp.c | 684 +++++++++--------- drivers/clk/imx/clk-pll14xx.c | 134 ++++ drivers/clk/imx/clk.c | 15 + drivers/clk/imx/clk.h | 18 + include/dt-bindings/clock/imx8mm-clock.h | 76 +- include/dt-bindings/clock/imx8mn-clock.h | 64 ++ include/dt-bindings/clock/imx8mp-clock.h | 80 +- 19 files changed, 1975 insertions(+), 610 deletions(-) create mode 100644 drivers/clk/imx/clk-imx8mm-anatop.c create mode 100644 drivers/clk/imx/clk-imx8mn-anatop.c create mode 100644 drivers/clk/imx/clk-imx8mp-anatop.c -- 2.43.0