From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-pl1-f170.google.com (mail-pl1-f170.google.com [209.85.214.170]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id C3F9923957C for ; Mon, 3 Mar 2025 22:53:12 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.214.170 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1741042394; cv=none; b=QRHrWosz2rRLBkCjAbBjmUZD/TrBZmCh2vL8goFRHKg8BfJb7WRFkqL54LBHovefMmekH+Rfh2KzC4wt7rL9ZDhcwvWyQszXUsJ/vgxMgCdiQbmn4t2MsLYX9r/F5NPVV76d5vDwLHr6htBtYnxOlMMtg/3AAJNpqKsUN1XUaTo= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1741042394; c=relaxed/simple; bh=/5XukNlXJKyGVREeQdU7wG2r6Y2lbVhDem2XgJQlNlw=; h=From:Subject:Date:Message-Id:MIME-Version:Content-Type:To:Cc; b=c05njnHkj2qEmMWtwfx6LfkcONE0llAzpTM5X7jKmJuI2Dl7Umys8aIHJ09kj8+BcEBEVCikux6jxees/P6zMR+6XYO+V7Z7Q1Rte7iqZUlplkL2yqEJ2tjM/vWx+rKUvHvQGVoy6JkfdZTzK861OVWb3571IBADU+SjEpmphCk= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=rivosinc.com; spf=pass smtp.mailfrom=rivosinc.com; dkim=pass (2048-bit key) header.d=rivosinc-com.20230601.gappssmtp.com header.i=@rivosinc-com.20230601.gappssmtp.com header.b=eC5Ah8SC; arc=none smtp.client-ip=209.85.214.170 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=rivosinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=rivosinc.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=rivosinc-com.20230601.gappssmtp.com header.i=@rivosinc-com.20230601.gappssmtp.com header.b="eC5Ah8SC" Received: by mail-pl1-f170.google.com with SMTP id d9443c01a7336-22113560c57so95208005ad.2 for ; Mon, 03 Mar 2025 14:53:12 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=rivosinc-com.20230601.gappssmtp.com; s=20230601; t=1741042392; x=1741647192; darn=vger.kernel.org; h=cc:to:content-transfer-encoding:mime-version:message-id:date :subject:from:from:to:cc:subject:date:message-id:reply-to; bh=rHRREGcSp2krqTtJr5eO01PBlpy/oFOdFDc6Qvhwm80=; b=eC5Ah8SC6TMYOUVmlaMcM1AwBDdWEVI5AmzthZHRqMyA8yy8WYZ5ktV6BBKAEeRCR6 rwbNySYdv3leiCupxi9m9pMANdzLBLvC1a40wJzax/uSuWqf3Z5Xc2jKimK1QSKVLKC4 fALS2U97NGJHd01JfqMxqQQ7LZX1q0SFNZMunQyerZp67EOQj2BetMoCYgaVrfGwWOCK RqUNunYS4RLoilcVkVvtbnKPU2vCB7yP5MrLkhaWTZSBlc5eUj6Y4XYA4hKJr3S1wJla FzAKSJglFqXgwoTe/0uGqBoc0zQK3wLvl6wP3LXIxcrgGtiTf0CPvVTt2eHcTxjWlS0R 4dDw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1741042392; x=1741647192; h=cc:to:content-transfer-encoding:mime-version:message-id:date :subject:from:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=rHRREGcSp2krqTtJr5eO01PBlpy/oFOdFDc6Qvhwm80=; b=U75o4Oxn3kD62IK8g7R8X/9eqqYi/u1GU2WuS+INH5lW0tbF07AkjGc0AgEWDigAMA 1YPYgBi7+phAI3aAOqg3TtZDHUwziQxpLHU41GmgOJfTzc/rTxhAhPBSrZzyhmKOVeVQ 0MXg4i9FpehugYgtZWshrXT8rQkWQDHc5ztlZgVyDBv81sr7ikcFCTWSAbFG5PbSEfTV b6Qfh7qN4dzcSeo2emSo/7shcCu7fuw6Oh40QY8Rji0NbA6tcQt1cggt6Gu5a4AD3H0p YYE5XMszwC5A1tOYYBKUBQF0e3UGWUpkcEIYcMa9Sl5Bn/kSPwQhVuVb0clHLAUCHxTa Oe1Q== X-Forwarded-Encrypted: i=1; AJvYcCU17nEu8HetdagKMY02+K9r0bxDyYYNOwq/VBCbAX28txV/GrDC0QpDC3I7xuaZHdtPwjwDrSwk80ZIbic=@vger.kernel.org X-Gm-Message-State: AOJu0Yzsp4ikPUNqY5BHqTyBqI+1gz+5HLsOy/eRAtzwHWWG5jPMJTcm mZbkhdvNWbSE1pCQluuLKbNm1HfTFLU8eo506iPE5lFiblYik9dYASM6dJjluXk= X-Gm-Gg: ASbGncvuELNoT69aZE5WYpHoTft/z5KANOJpknAreYeRUinX9/riM8m54aRPZx93VCQ jMdZLY2VN3znzguCSobhFZb/hTuLTi5PT4ks8dcpC36sLb3d/yQgd5JBOBDFMmr+l6L56REjj5V XBgRAExdy4kEHb7f1UxmOk858T8U88RA/8u2n4fHR4VpWtJ198z7sRcnzLhLsp5SqNLhVnLyT/u eWVkAsY+fP3h5p7iQZslAC7rsFN9LfqvASYXS9f1DoRmyxwOXyccsxrfcVuVo/mopMEhVGDjN/A KfgESwQnJ8vMgdy3BxnxoF6Jtlt2p/QYLV0X8Bx60+v1oEIIMEJpLY5oGA== X-Google-Smtp-Source: AGHT+IFTnPiC8gGn23TPq+Loy5LwqUVXrpZ/genl7BFYk1BAOqQRQeXw3l+mF/ky73QXi/CT689qMQ== X-Received: by 2002:a05:6a00:a91:b0:731:e974:f9c2 with SMTP id d2e1a72fcca58-734abed5bbfmr23190306b3a.0.1741042391979; Mon, 03 Mar 2025 14:53:11 -0800 (PST) Received: from atishp.ba.rivosinc.com ([64.71.180.162]) by smtp.gmail.com with ESMTPSA id d2e1a72fcca58-734a003eb4fsm9440601b3a.129.2025.03.03.14.53.11 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 03 Mar 2025 14:53:11 -0800 (PST) From: Atish Patra Subject: [PATCH v2 0/4] RISC-V KVM PMU fix and selftest improvement Date: Mon, 03 Mar 2025 14:53:05 -0800 Message-Id: <20250303-kvm_pmu_improve-v2-0-41d177e45929@rivosinc.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: 7bit X-B4-Tracking: v=1; b=H4sIANEyxmcC/2WNywrCMBBFf6XM2kg6JrW48j+kFJuHHSRNSDQoJ f9uLLhyeQ7cc1dIJpJJcGpWiCZTIr9UwF0Dar4uN8NIVwbkKDmiZPfsxuCeI7kQfTbMWqv5oZ9 QcAF1FaKx9NqKl6HyTOnh43s7yO3X/lrdXyu3jLOjUFz2Cifb6XOk7BMtaq+8g6GU8gGwP2/cs QAAAA== X-Change-ID: 20250225-kvm_pmu_improve-fffd038b2404 To: Anup Patel , Atish Patra , Paul Walmsley , Palmer Dabbelt , Andrew Jones , Paolo Bonzini , Shuah Khan Cc: kvm@vger.kernel.org, kvm-riscv@lists.infradead.org, linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org, linux-kselftest@vger.kernel.org, Atish Patra X-Mailer: b4 0.15-dev-42535 This series adds a fix for KVM PMU code and improves the pmu selftest by allowing generating precise number of interrupts. It also provided another additional option to the overflow test that allows user to generate custom number of LCOFI interrupts. Signed-off-by: Atish Patra --- Changes in v2: - Initialized the local overflow irq variable to 0 indicate that it's not a allowed value. - Moved the introduction of argument option `n` to the last patch. - Link to v1: https://lore.kernel.org/r/20250226-kvm_pmu_improve-v1-0-74c058c2bf6d@rivosinc.com --- Atish Patra (4): RISC-V: KVM: Disable the kernel perf counter during configure KVM: riscv: selftests: Do not start the counter in the overflow handler KVM: riscv: selftests: Change command line option KVM: riscv: selftests: Allow number of interrupts to be configurable arch/riscv/kvm/vcpu_pmu.c | 1 + tools/testing/selftests/kvm/riscv/sbi_pmu_test.c | 81 ++++++++++++++++-------- 2 files changed, 57 insertions(+), 25 deletions(-) --- base-commit: 0ad2507d5d93f39619fc42372c347d6006b64319 change-id: 20250225-kvm_pmu_improve-fffd038b2404 -- Regards, Atish patra