From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-wr1-f47.google.com (mail-wr1-f47.google.com [209.85.221.47]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id AD8302B9A6 for ; Mon, 24 Mar 2025 10:00:26 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.47 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1742810428; cv=none; b=enTQRzJvCWaKiyojYfyJ75KZEyPvqT01i+vi/fwJvFpNEV5Y9Q1MxsvZR10mrQhNIs7ZOXofh5d8HAgOHu4BaOKkrCdm3AHFVBCAs9curk8AzRNBSNWCc/B5xus90za/nb4lqRZGNbe8U33CE6OW3T2YZRiYKoTUNfMydvUObFk= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1742810428; c=relaxed/simple; bh=bJ307yDY9+IspNnAzdnPvV0xfH6lKNyPBtW9ptEq1w0=; h=From:To:Cc:Subject:Date:Message-ID:MIME-Version; b=AauoRwUkgZI11o4rIc3C1jgNPF8w3RRPmBiKF+tiBy9BbZsl0m5+fW7c4+uN7Uk9LUcw1sPSTuus84TxHwTIJvQ7IW5JLuCnRQgHds/k53Cunyn7uoUIjI0LFnLppWzINFSgPdXr9dkqXDNrYhaDjLkRJLwuXNZPG5eAMCAyUXc= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=Y6sNNUjf; arc=none smtp.client-ip=209.85.221.47 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="Y6sNNUjf" Received: by mail-wr1-f47.google.com with SMTP id ffacd0b85a97d-3913fdd003bso2020723f8f.1 for ; Mon, 24 Mar 2025 03:00:26 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1742810425; x=1743415225; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to; bh=3RzGV1RpQts5giBdaR6NJZIGRMhOnCTfW5GoZwlJYO8=; b=Y6sNNUjf6b4IbgheANIsaRlk0VxQKBKZvc3QVeJLeuBCUTssyXAr/soLWgd3XUqqaJ fsp0B2eaNxvcm9/YBD7K9FbedeMDgOgQtPzn+jZKKmRp9TScNplMdw+AXxYv3iZwErRi +4zOIlL48IYAcjC+ddBQXQz5CHld71Lfzqn6EBMRwVFXsYtQgro4oYsFXwsaAg9M5gE7 SHZBBPZNGIGBGqwy6zeUMYA1FRxqrZ3IJyyM/jsqRIQ8yxCsMSnIdi5bW0jpLwfa7Gdz 7T8R6PYjuubcKUxdgondox9UR1yaApLpAufe4LVdwWB1t4e5GLhtAltZLiI770QbSNe3 lM2Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1742810425; x=1743415225; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=3RzGV1RpQts5giBdaR6NJZIGRMhOnCTfW5GoZwlJYO8=; b=bejEbrj2d0iB8tUfziz/p2zN2Ard4KDAo/WaIEHzGDiyEAe0PQapMZ9AlCDFfxbjAT h6aDkv9Pm0f4lW9mgRHktQCmfyCwQPPqL2M8s9qt6nDVq9MQP7tpqzjVuUm026UZeFxG ME5CK3JYgMe1jnmbb3Jf65TWCQuuQbE0s6rzRLEJnxLVdnqipL0ESdNnHJkh8Oz9qP3w P0ARcLRlDxz/rGPxOVrIzw59uMrrwsBKY0g0GITXa+s/vP6XaFuQ9yUjM8cv5VJdAmZR Nj0Cho+FKN+21oyXfncgZA9Oh0Hwx3w5YzfpAKGLx39pWAVZMdaOiDL2unb+mbBVGjyI 9nKA== X-Gm-Message-State: AOJu0Ywi9jJsrfJ/dg8NCuom0szM3Aq0pgAvJWQ4t9UTQ6NTr6jOFQbn vknYxqagFpKAD3PztqbSWOkbAmpEIx3b/gXPeKEnZYj0ZMXS6//ORrKi4jzFiLrBS4WigzJ0OEo 6 X-Gm-Gg: ASbGncsm91e6p+VnVVOvAgBl2eLf04BmUjUe+98tTrtqsW39VDWVEhVjlMFNNnnpyQe eRDglMn0veEpXf/FgO/dUItw/0mDrX2rTJ79rsWmk7J5zdHdlDMT8w8y6b6odh/RDD1sCBzAkfJ FTaBOSxbqVOKTDGtxjQOMCcxX+NSZfljhkMnSGk/aW3NANl7dJnuZAQurvv/Dbkxw75Lhtd4lwM Wvwd+1GJU8ZQqXdl7Ruwu+JUiIdd+4hI8YQK5p6mr3TSuBd0QreRNjGyRJhCB/ifujVvI7HRSan gfRdbRAASIGoW8/SLGIE0iEcXb1nK5pXqIZ12+/WG4AYH1YgUMu2aK1VA2+SsrMdSOVa1WA= X-Google-Smtp-Source: AGHT+IGVC5Cc2BTYBbFdNtgjSgvA47GAhTFPvWufLC91XobhDpo2M7uGRnbnSjRmU2ARwM+unXFsow== X-Received: by 2002:a5d:47af:0:b0:391:21e2:ec3b with SMTP id ffacd0b85a97d-3997f8f743dmr9193072f8f.3.1742810424883; Mon, 24 Mar 2025 03:00:24 -0700 (PDT) Received: from mai.. (146725694.box.freepro.com. [130.180.211.218]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-3997f995611sm10625933f8f.15.2025.03.24.03.00.24 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 24 Mar 2025 03:00:24 -0700 (PDT) From: Daniel Lezcano To: daniel.lezcano@linaro.org, tglx@linutronix.de Cc: linux-kernel@vger.kernel.org, Ghennadi Procopciuc , Krzysztof Kozlowski , Thomas Fossati , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Maxime Coquelin , Alexandre Torgue , devicetree@vger.kernel.org (open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS), linux-stm32@st-md-mailman.stormreply.com (moderated list:ARM/STM32 ARCHITECTURE), linux-arm-kernel@lists.infradead.org (moderated list:ARM/STM32 ARCHITECTURE) Subject: [PATCH 1/2] dt-bindings: NXP System Timer Module Date: Mon, 24 Mar 2025 11:00:05 +0100 Message-ID: <20250324100008.346009-1-daniel.lezcano@linaro.org> X-Mailer: git-send-email 2.43.0 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Add the System Timer Module description found on the NXP s32 platform and the compatible for the s32g2 variant. Cc: Ghennadi Procopciuc Cc: Krzysztof Kozlowski Cc: Thomas Fossati Signed-off-by: Daniel Lezcano --- .../bindings/timer/nxp,stm-timer.yaml | 59 +++++++++++++++++++ 1 file changed, 59 insertions(+) create mode 100644 Documentation/devicetree/bindings/timer/nxp,stm-timer.yaml diff --git a/Documentation/devicetree/bindings/timer/nxp,stm-timer.yaml b/Documentation/devicetree/bindings/timer/nxp,stm-timer.yaml new file mode 100644 index 000000000000..41093892c617 --- /dev/null +++ b/Documentation/devicetree/bindings/timer/nxp,stm-timer.yaml @@ -0,0 +1,59 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/timer/nxp,stm-timer.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: NXP System Timer Module (STM) + +maintainers: + - Daniel Lezcano + +description: | + The System Timer Module supports commonly required system and + application software timing functions. STM includes a 32-bit + count-up timer and four 32-bit compare channels with a separate + interrupt source for each channel. The timer is driven by the STM + module clock divided by an 8-bit prescale value. + +properties: + compatible: + oneOf: + - const: nxp,s32g2-stm + - items: + - const: nxp,s32g2-stm + + reg: + maxItems: 1 + + interrupts: + maxItems: 1 + + clocks: + items: + - description: System Timer Module clock + + clock-names: + items: + - const: stm + +required: + - compatible + - reg + - interrupts + - clocks + - clock-names + +additionalProperties: false + +examples: + - | + #include + + stm@4011c000 { + compatible = "nxp,s32g2-stm"; + reg = <0x4011c000 0x3000>; + interrupts = ; + clocks = <&clks 0x3b>; + clock-names = "stm"; + }; -- 2.43.0