From: Melody Olvera <melody.olvera@oss.qualcomm.com>
To: Bjorn Andersson <andersson@kernel.org>,
Konrad Dybcio <konradybcio@kernel.org>,
Conor Dooley <conor@kernel.org>, Rob Herring <robh@kernel.org>,
Krzysztof Kozlowski <krzk+dt@kernel.org>,
Conor Dooley <conor+dt@kernel.org>,
Satya Durga Srinivasu Prabhala <quic_satyap@quicinc.com>,
Trilok Soni <quic_tsoni@quicinc.com>
Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org,
linux-kernel@vger.kernel.org,
Melody Olvera <melody.olvera@oss.qualcomm.com>,
Conor Dooley <conor.dooley@microchip.com>,
Konrad Dybcio <konrad.dybcio@oss.qualcomm.com>
Subject: [PATCH v5 0/4] Introduce LLCC v6 used on the SM8750 SoCs
Date: Mon, 12 May 2025 13:54:40 -0700 [thread overview]
Message-ID: <20250512-sm8750_llcc_master-v5-0-d78dca6282a5@oss.qualcomm.com> (raw)
Add documentation and functionality for LLCC v6 used on
the SM8750 SoCs. LLCC v6 rearranges several registers and offsets
and supports slice IDs over 31, so new functionality is necessary
to program and use LLCC v6.
---
Changes in v5:
- Fixed indentation style on patch 2
- Fixed macro style on patch 2 (added parentesis to arguments)
- Link to v4: https://lore.kernel.org/r/20250414-sm8750_llcc_master-v4-0-e007f035380c@oss.qualcomm.com
Changes in v4:
- Updated cache data table for LLCC_WRCACHE to activate on init.
- Link to v3: https://lore.kernel.org/r/20250324-sm8750_llcc_master-v3-0-2afd5c0fdbde@quicinc.com
Changes in v3:
- Removed some unused variables.
- Added parent/child grouping features to v6
- Updated cache data table with up-to-date configurations
- Link to v2: https://lore.kernel.org/r/20250304-sm8750_llcc_master-v2-0-ae4e1949546e@quicinc.com
Changes in v2:
- moved v6 offsets into cfg struct
- reverse xmas-treed variable declarations & removed unused
- removed unneeded skip_llcc_cfg branch in v6
- updated some macros to use BITS, GENMASK, FIELD_PREP
- moved LLCC_* definitions to appropriate patch
- updated sm8750 slice data struct to match updated standard
- fixed style on dt node
- note: did not add cleanup patch to use bitfields
- Link to v1: https://lore.kernel.org/r/20250113-sm8750_llcc_master-v1-0-5389b92e2d7a@quicinc.com
---
Melody Olvera (4):
dt-bindings: cache: qcom,llcc: Document SM8750 LLCC block
soc: qcom: llcc-qcom: Add support for LLCC V6
soc: qcom: llcc-qcom: Add support for SM8750
arm64: dts: qcom: sm8750: Add LLCC node
.../devicetree/bindings/cache/qcom,llcc.yaml | 2 +
arch/arm64/boot/dts/qcom/sm8750.dtsi | 18 +
drivers/soc/qcom/llcc-qcom.c | 497 ++++++++++++++++++++-
include/linux/soc/qcom/llcc-qcom.h | 8 +
4 files changed, 521 insertions(+), 4 deletions(-)
---
base-commit: edef457004774e598fc4c1b7d1d4f0bcd9d0bb30
change-id: 20250107-sm8750_llcc_master-baa3de44b03b
Best regards,
--
Melody Olvera <melody.olvera@oss.qualcomm.com>
next reply other threads:[~2025-05-12 20:54 UTC|newest]
Thread overview: 7+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-05-12 20:54 Melody Olvera [this message]
2025-05-12 20:54 ` [PATCH v5 1/4] dt-bindings: cache: qcom,llcc: Document SM8750 LLCC block Melody Olvera
2025-05-12 20:54 ` [PATCH v5 2/4] soc: qcom: llcc-qcom: Add support for LLCC V6 Melody Olvera
2025-05-12 20:54 ` [PATCH v5 3/4] soc: qcom: llcc-qcom: Add support for SM8750 Melody Olvera
2025-05-12 20:54 ` [PATCH v5 4/4] arm64: dts: qcom: sm8750: Add LLCC node Melody Olvera
2025-05-12 21:48 ` (subset) [PATCH v5 0/4] Introduce LLCC v6 used on the SM8750 SoCs Bjorn Andersson
2025-05-13 20:46 ` Bjorn Andersson
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20250512-sm8750_llcc_master-v5-0-d78dca6282a5@oss.qualcomm.com \
--to=melody.olvera@oss.qualcomm.com \
--cc=andersson@kernel.org \
--cc=conor+dt@kernel.org \
--cc=conor.dooley@microchip.com \
--cc=conor@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=konrad.dybcio@oss.qualcomm.com \
--cc=konradybcio@kernel.org \
--cc=krzk+dt@kernel.org \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=quic_satyap@quicinc.com \
--cc=quic_tsoni@quicinc.com \
--cc=robh@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox
all inboxes | Powered by JetHome®