From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id DCCBC23506E for ; Wed, 21 May 2025 08:32:36 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1747816359; cv=none; b=MhKlT/oG46tIKpjJ1qK+iQwZdAvdArCFjsUcc9D7an73aAJUYoNnbFOlB/aXY7Y4aBTnBiP+PKHqAOVQM+Co7ltOSZU17WGe24Btzxl1mvn9IW2/XZ5j755NruVG7tfIr4bkpVWstvYDOLIRm/qsVW/rfrLcySJfEPFHpnSGr8Y= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1747816359; c=relaxed/simple; bh=vNy7Hg/TiGtEZictJW89jX/dHyDjn42M2TrCGJb8CAM=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=eITOvilr/nj77AxtZnCbbO3RPKWl8JA6of7k8obmZsI1gubWfrAw/eXNIbHhz7qM2Jvf7omPeHhqN143WXmdOcZ8QGrpM5rciK7GK0dDwjc73RIlZuz3kkbfvpMEe0w2Nf/D8s1jdeKK6ohBc6SOQQsFkyqtbyB1n5ruzDhWuoI= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=iOFYlVVT; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="iOFYlVVT" Received: from pps.filterd (m0279867.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 54L5eLCs029021 for ; Wed, 21 May 2025 08:32:36 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= 5YbBsH4zeCrmK/Ek4rH6YPASrY2/sAhfKu9QU9dC1zs=; b=iOFYlVVTYd97TA+M ZhChquoX6E6IFjCIlPvWvPuuNRbyUJ+P7AHmRalAXljt09QrAFs92dsrB6bBZ9e5 lSwnO5/ivtlBCRLSpEIiRlcU23HlouBKpAdPAHY6AlJwg/TWpt7pugCxA9ozc4Iy WivM+mSbEy5EU8yVSAW8J1M+XiFi7yXCTrWU/BbPLavE9fOLmmZNBkaq5MZAyU9o eh645nHMU0TdIiVdrLwFfSv1BjRvMYY6zyV+OnK7vui7ua0QyIxnJ9YHP6Ds6YxS L9IiSpFg+R6PLmkWMlOtSbHm3TeN2gpu/QhppQ4GWazyWJS0n2jbHkQgzzWIkC4k ANQB3w== Received: from mail-pl1-f197.google.com (mail-pl1-f197.google.com [209.85.214.197]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 46rwf029bs-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128 verify=NOT) for ; Wed, 21 May 2025 08:32:36 +0000 (GMT) Received: by mail-pl1-f197.google.com with SMTP id d9443c01a7336-231de0e1ca3so44096055ad.0 for ; Wed, 21 May 2025 01:32:35 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1747816354; x=1748421154; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=5YbBsH4zeCrmK/Ek4rH6YPASrY2/sAhfKu9QU9dC1zs=; b=iqNFyfzIKikRoRQyXuOHzMrbBWfUBkk7pD1230mZPTrr1LtA8HE1lMZqViDQCP0RGI 6sQqtYd26pXQs+NX6n+g7sHx/Ldu/C0PhfZgLoaYIPVWLZjrJg/CPP4kGFaUG9WfcnME uAX/k24qJzaCAdqcbc0DlwmWcjbiQqg8lWRRbpXV1/pIqeQLtvRlxjNrPiMPaN5iq5Oq QwN66be+HB0fPYM4ciyE7kyrchleE8J97dtiaqDrVLHyOZR7ym3WIcRsM6s/K7bofIsm qxKGkPWXOwc6IOfpFEQQgPqknuKqmLcNDrkgU2PUi8ndNXazE40l0C++zvHaxObtlGXD mN4w== X-Forwarded-Encrypted: i=1; AJvYcCWlAuXDHdV4GBw1lFPloSFVMQqis6/p0XzGKCc/ryrJ9xdQwi2EWjFf0hKtSjvXQViMegxHlOklj3bSS6o=@vger.kernel.org X-Gm-Message-State: AOJu0Yy4/MDgkjFRuQ6N5cYLBLx1kizTAt5he1NMNtpe/qQQyYwrDUcw YlcdnE6RABT1nNjfFjTCswcozerKU+rqUNYxUgaFFDStcqAuVs6hXKUjOnRL1nL/V9Oj8ModO1B zaDlJ3GQAr4cNUfpr8Y0HUscbfeGBYu4wpZ0y5eWVLRq6xvJR2tzG9FW4dEieDOuX+eg= X-Gm-Gg: ASbGncu6KEp/G9tsNeT+wyJvwvSGehA6fjiCM8gXeBnPCIlKc6zfnkfz2YuNUkqjzGp KaPxoITK5hNQ9meemULzP/Qo4w1E3j6aiosSKlGt4EALJeqsF8VYn+3BS3k9ICnz8vRyLvqUrAk KCh8ruv2/Wbfj2rZEzTrhnAmlX2q/AI0O8Hulcpxf+ANLb8GYS9pKPjais8+LQfX1rUQjqAn/yk yPpCGssbgXrmc+9cGmFWRsAoudd+HIeu6MHTqeSjhyNnWFsZvTwfmRB/dFr8RfoZ1FhD4MtQkw7 fPLQPziIzWzz9Mk05FDzdb30eg== X-Received: by 2002:a17:902:f790:b0:223:325c:89f6 with SMTP id d9443c01a7336-231d43d9ba7mr361417065ad.10.1747816354372; Wed, 21 May 2025 01:32:34 -0700 (PDT) X-Google-Smtp-Source: AGHT+IGEy/kg9EaC8vrO7GjPZbBJOrkxGMVByaa++GMMGsnNW1V04OXOaPLDepVmlUhDZHqqoHLiCA== X-Received: by 2002:a17:902:f790:b0:223:325c:89f6 with SMTP id d9443c01a7336-231d43d9ba7mr361416705ad.10.1747816353991; Wed, 21 May 2025 01:32:33 -0700 (PDT) Received: from [10.213.103.17] ([202.46.23.25]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-233abb99a06sm13194265ad.254.2025.05.21.01.32.30 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 21 May 2025 01:32:33 -0700 (PDT) From: Maulik Shah Date: Wed, 21 May 2025 14:02:12 +0530 Subject: [PATCH v2 3/3] arm64: dts: qcom: Add QMP handle for qcom_stats Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: 7bit Message-Id: <20250521-ddr_stats_-v2-3-2c54ea4fc071@oss.qualcomm.com> References: <20250521-ddr_stats_-v2-0-2c54ea4fc071@oss.qualcomm.com> In-Reply-To: <20250521-ddr_stats_-v2-0-2c54ea4fc071@oss.qualcomm.com> To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: linux-arm-msm@vger.kernel.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, Marijn Suijten , Doug Anderson , Maulik Shah X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1747816340; l=2423; i=maulik.shah@oss.qualcomm.com; s=20240109; h=from:subject:message-id; bh=vNy7Hg/TiGtEZictJW89jX/dHyDjn42M2TrCGJb8CAM=; b=gS+r51M4CZgGumTWm6b9SNQ8vTomZ2XokuytEKh4urcNsRHE+aAgwHfYtoySC2y+xfgU27xMx iM9h1yeqTAeD48OfoHC3S+zQAEm4r52VyHdcNvVNkluN3sh0WhTud5H X-Developer-Key: i=maulik.shah@oss.qualcomm.com; a=ed25519; pk=bd9h5FIIliUddIk8p3BlQWBlzKEQ/YW5V+fe759hTWQ= X-Proofpoint-GUID: A5lZrVeSNS-rXqBpW_0ivuUs5tPGX-oJ X-Proofpoint-ORIG-GUID: A5lZrVeSNS-rXqBpW_0ivuUs5tPGX-oJ X-Authority-Analysis: v=2.4 cv=ZP3XmW7b c=1 sm=1 tr=0 ts=682d8fa4 cx=c_pps a=cmESyDAEBpBGqyK7t0alAg==:117 a=ZePRamnt/+rB5gQjfz0u9A==:17 a=IkcTkHD0fZMA:10 a=dt9VzEwgFbYA:10 a=EUspDBNiAAAA:8 a=GL-xn7CBy2CN3rfaf34A:9 a=QEXdDO2ut3YA:10 a=1OuFwYUASf3TG4hYMiVC:22 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUwNTIxMDA4MyBTYWx0ZWRfXzZfvWFSTP/d1 Va56kG31RuNfzUDGRxdc31VuObzJsvmv0t2YbOywLCZeEaAyU/+Y6pJpICemUV7DNGqWCzaPi+M bmOQXHIFbpr8GjlWWlOzjCrbjXLcjBLlcfOrFMrzGF/99DmLTc8uiDkcuuDwp/Tj2TJjyDdr/i6 qrFCRNWw6lHXa3OajX6iYy5MskWAQMysbGt/4HGldiNF+940DYST/HoOkgHNhg3EI2pbKYshiO4 egVScc0jmz93dyaBvvnjAXsfIAeWufjDZOyFF4XFxEMMCAhvRiq4cnjyY35S6A0Zj7NIU1YrT5s pelOctKrhMrvfB1UaOPuR0CT7w6mZpRm324r9ssNl6+PyIZJTf2+H/C3jcDZ1JAoTtGIiH2XSz2 46ZelL4ERT4WrN3Mcym5nWmN/djhcxkAt3fTKMUc8L/zb8OZ/9cDXbRMw7sBMYUrI25idc2S X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1099,Hydra:6.0.736,FMLib:17.12.80.40 definitions=2025-05-21_02,2025-05-20_03,2025-03-28_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 priorityscore=1501 adultscore=0 mlxlogscore=686 suspectscore=0 bulkscore=0 impostorscore=0 phishscore=0 spamscore=0 mlxscore=0 lowpriorityscore=0 clxscore=1015 malwarescore=0 classifier=spam authscore=0 authtc=n/a authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2505160000 definitions=main-2505210083 Add QMP handle which is used to send QMP command to always on processor to populate DDR stats. Add QMP handle for SM8450/SM8550/SM8650/SM8750. Signed-off-by: Maulik Shah --- arch/arm64/boot/dts/qcom/sm8450.dtsi | 1 + arch/arm64/boot/dts/qcom/sm8550.dtsi | 1 + arch/arm64/boot/dts/qcom/sm8650.dtsi | 1 + arch/arm64/boot/dts/qcom/sm8750.dtsi | 1 + 4 files changed, 4 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/sm8450.dtsi b/arch/arm64/boot/dts/qcom/sm8450.dtsi index 54c6d0fdb2afa51084c510eddc341d6087189611..33574ad706b915136546c7f92c7cd0b8a0d62b7e 100644 --- a/arch/arm64/boot/dts/qcom/sm8450.dtsi +++ b/arch/arm64/boot/dts/qcom/sm8450.dtsi @@ -3739,6 +3739,7 @@ aoss_qmp: power-management@c300000 { sram@c3f0000 { compatible = "qcom,rpmh-stats"; reg = <0 0x0c3f0000 0 0x400>; + qcom,qmp = <&aoss_qmp>; }; spmi_bus: spmi@c400000 { diff --git a/arch/arm64/boot/dts/qcom/sm8550.dtsi b/arch/arm64/boot/dts/qcom/sm8550.dtsi index 82cabf777cd2c1dc87457aeede913873e7322ec2..e8371a90b9b98fbc12a429def8f6246c6418540a 100644 --- a/arch/arm64/boot/dts/qcom/sm8550.dtsi +++ b/arch/arm64/boot/dts/qcom/sm8550.dtsi @@ -3943,6 +3943,7 @@ aoss_qmp: power-management@c300000 { sram@c3f0000 { compatible = "qcom,rpmh-stats"; reg = <0 0x0c3f0000 0 0x400>; + qcom,qmp = <&aoss_qmp>; }; spmi_bus: spmi@c400000 { diff --git a/arch/arm64/boot/dts/qcom/sm8650.dtsi b/arch/arm64/boot/dts/qcom/sm8650.dtsi index c2937f7217943c4ca91a91eadc8259b2d6a01372..875b5a89d2555f258665c881ee3d96965b6d7a6a 100644 --- a/arch/arm64/boot/dts/qcom/sm8650.dtsi +++ b/arch/arm64/boot/dts/qcom/sm8650.dtsi @@ -5725,6 +5725,7 @@ aoss_qmp: power-management@c300000 { sram@c3f0000 { compatible = "qcom,rpmh-stats"; reg = <0 0x0c3f0000 0 0x400>; + qcom,qmp = <&aoss_qmp>; }; spmi_bus: spmi@c400000 { diff --git a/arch/arm64/boot/dts/qcom/sm8750.dtsi b/arch/arm64/boot/dts/qcom/sm8750.dtsi index 149d2ed17641a085d510f3a8eab5a96304787f0c..4c54ed84e2d1ec836438448e2a02b6fe028f4c24 100644 --- a/arch/arm64/boot/dts/qcom/sm8750.dtsi +++ b/arch/arm64/boot/dts/qcom/sm8750.dtsi @@ -2490,6 +2490,7 @@ aoss_qmp: power-management@c300000 { sram@c3f0000 { compatible = "qcom,rpmh-stats"; reg = <0x0 0x0c3f0000 0x0 0x400>; + qcom,qmp = <&aoss_qmp>; }; spmi_bus: spmi@c400000 { -- 2.34.1