From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-ej1-f50.google.com (mail-ej1-f50.google.com [209.85.218.50]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id AC963305E09 for ; Wed, 17 Sep 2025 08:05:39 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.218.50 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1758096341; cv=none; b=raElNlgBkHLHJnxcVZCuGz3Rqvz9Qf7ZXC9A3bVXFs5VueFdsfirHDYPltNBhlDEi9n/YyJe/LC9m2qS0HEIfuxKkqpUpPhYev90SNaX86cw2Mvuqbp5hf3akYsdxDZ5rzKquZqtJXeqI7OqsWqnBSIedSRj/9X7ciQgRjmA5Iw= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1758096341; c=relaxed/simple; bh=gDFOJLDzxUDcqovn2642JdV5yxcGbUHiv+uQIwqON84=; h=From:To:Cc:Subject:Date:Message-ID:MIME-Version:Content-Type; b=RHnSuPsJdqDbASNlS9Kg9yQk2ZxgPLhLhymrvQeA6Clt4TqknizkO1c9M4eMtd8wwtcjzBSSAaA+g4RMM8o/GdL79u14p71yqVllJX+C+ZT7wdLNm7GFd8Y+mfynSIclLrfgX0zOkiOPk1UnYXj4Ka+OPO0xkieZU9EPevEWNvY= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com; spf=pass smtp.mailfrom=amarulasolutions.com; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b=RPVvRIyz; arc=none smtp.client-ip=209.85.218.50 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b="RPVvRIyz" Received: by mail-ej1-f50.google.com with SMTP id a640c23a62f3a-b07d01fd4fbso720637166b.0 for ; Wed, 17 Sep 2025 01:05:39 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1758096338; x=1758701138; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to; bh=NPuegdZHn6x7l8oR57Kwdwve5Qd3dUF765nGwdELATA=; b=RPVvRIyz0Po+TpogKbe/ED501XtNnZxe+SMBAB8282cQcwXjdIp9JTIT4dNOFTLJDz YQwTXN5edzdwAli8bqm+ElRnJHbWlTRyrE3AoyfFtZuiII7wQ4n5yuTKWCatuQbKhklS HIQdhKk8wLJB8za2zfRY6qrGnN+GNWXQHzcnI= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1758096338; x=1758701138; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=NPuegdZHn6x7l8oR57Kwdwve5Qd3dUF765nGwdELATA=; b=BL6TivXqy9tZwcXqppCSEHUcH7SwcUnryQD9wM+ryl2FlyBrIj72icyTutaWMqKKbN jshNn4JV3EbxGOFjby9fGjHPfPtDYr6cHV9ce7hugB7vsgwj35Zg4yVbnCLJkBIpm9OF XF9ig7pyuSk9YIRjYuWG05+gHq3irtBLxSeBzJawB1V2eZttosYE0RM7lAFMSYARlJOM kxr6acP8K23CVO82O+m10LJpExMmL3zHYQVFJTJmjYFdMqx5Q+5of/GyDZjPEUL9Gt33 1vTgt5rQkYzy6RKiRdDhx46pKqdIE5T+gkU7mfX56T3QJM/WQwOFed+yvYvmvHXVD5eJ 6ZKQ== X-Gm-Message-State: AOJu0YwrMjT862FBVduX0E3Aww3RxjbWjXngInG5zmYm69EkjcFtkoKn WlGKUFpr5v7ko5jdc3nII++E2tqhJECDkqG1TU7D+y+SbRzkkJMblVUEzL7SOYTgxngTTwGKXIW kH9zi X-Gm-Gg: ASbGncuiWamQj1leOx9gdmrAnar30Y5OMu2dwrvQi4s2KpCnZyW0BhGVrsWYxOqxg03 0AuoNc184e1yQd4x/frqFUDpX/Y7B2uf55fejPraHGx+0OBnadH1q8gya11eDsSyj2PJ3oONNAj lsH6a7mIaNDB8Y95BQEH8I2ImC5L8UQ8GE1X8QkBlPOmkPEPj+zdhl2RZAfMwxNLYySK0Wf1fTq +nH+5cL8RuIVcSB+VS3nXkQU29fIMgwbS+t8EpEwMmPv1Tv5IWz18xGGRc8uYmQmZsxe9orjCYQ YwWlGvy/rDOpjUHcC2t752VkRlW5Qq2pBIIQhlFm/6DX8tjeOA9k0AsRIMKGfJS/QMHN7+PRlua 2OuNVOSdEShM3K0offuOPMMUnzpWqOvjtqjn4D/h4MOY46E3+cBp37iItQfVG59kyt2ggmA== X-Google-Smtp-Source: AGHT+IHVO4VaMS/G12IQZgMNriTBY++2CzCi4uYICi3wwhLDtof1MCwW7/7vKBLZtIfrjjavAGmS1g== X-Received: by 2002:a17:906:d54e:b0:afe:6c9b:c828 with SMTP id a640c23a62f3a-b1bbebbb0famr156412566b.61.1758096337795; Wed, 17 Sep 2025 01:05:37 -0700 (PDT) Received: from localhost.localdomain ([2001:b07:6474:ebbf:1215:4a13:8ee5:da2a]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-b07e1aed5ffsm924936766b.81.2025.09.17.01.05.36 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 17 Sep 2025 01:05:37 -0700 (PDT) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, Frank Li , Dario Binacchi , Conor Dooley , Dmitry Torokhov , Fabio Estevam , Haibo Chen , Javier Carrasco , Jeff LaBundy , Krzysztof Kozlowski , Michael Trimarchi , Pengutronix Kernel Team , Rob Herring , Sascha Hauer , Shawn Guo , devicetree@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org, linux-input@vger.kernel.org Subject: [PATCH v4 0/6] Input: imx6ul_tsc - set glitch threshold by dts property Date: Wed, 17 Sep 2025 10:05:05 +0200 Message-ID: <20250917080534.1772202-1-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit The series allows setting the glitch threshold for the detected signal from a DTS property instead of a hardcoded value. In addition, I applied a patch that replaces opencoded masking and shifting, with BIT(), GENMASK(), FIELD_GET() and FIELD_PREP() macros. Changes in v4: - Adjust property description fsl,imx6ul-tsc.yaml following the suggestions of Conor Dooley and Frank Li. Changes in v3: - Remove the final part of the description that refers to implementation details in fsl,imx6ul-tsc.yaml. Changes in v2: - Replace patch ("dt-bindings: input: touchscreen: fsl,imx6ul-tsc: add fsl,glitch-threshold") with ("dt-bindings: touchscreen: add touchscreen-glitch-threshold-ns property"), making the previous property general by moving it to touchscreen.yaml. - Rework "Input: imx6ul_tsc - set glitch threshold by DTS property" patch to match changes made to the DTS property. - Move "Input: imx6ul_tsc - use BIT, FIELD_{GET,PREP} and GENMASK macros" patch right after the patch fixing the typo. Dario Binacchi (5): Input: imx6ul_tsc - use BIT, FIELD_{GET,PREP} and GENMASK macros dt-bindings: touchscreen: add touchscreen-glitch-threshold-ns property dt-bindings: touchscreen: fsl,imx6ul-tsc: support glitch thresold ARM: dts: imx6ull-engicam-microgea-bmm: set touchscreen glitch threshold Input: imx6ul_tsc - set glitch threshold by DTS property Michael Trimarchi (1): Input: imx6ul_tsc - fix typo in register name .../input/touchscreen/fsl,imx6ul-tsc.yaml | 14 ++ .../input/touchscreen/touchscreen.yaml | 4 + .../nxp/imx/imx6ull-engicam-microgea-bmm.dts | 1 + drivers/input/touchscreen/imx6ul_tsc.c | 122 +++++++++++------- 4 files changed, 97 insertions(+), 44 deletions(-) -- 2.43.0 base-commit: 5aca7966d2a7255ba92fd5e63268dd767b223aa5 branch: tsc_de_glitch