From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-wr1-f52.google.com (mail-wr1-f52.google.com [209.85.221.52]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id CAE8829CE1 for ; Wed, 15 Oct 2025 01:29:04 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.52 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1760491749; cv=none; b=BT2iMVcouyw5CFU6B7cuGk/0XaUwi72Oasl7gD/bvi06heLT1SVORp03VnTx0+pjAi5JtUatYSshc2eTIlBZHo/9CHLG0yoUPitvHwQ4cbWwycZXr/zn8BuwWAai95x76rRYGh53yykkoKtcJblZRlIem6UNUk84uz1zje4KJBk= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1760491749; c=relaxed/simple; bh=0eTfWNsr0a+iKzWAmzHLq5M5Y4yqJ99xdvkFo9sIdXo=; h=From:To:Subject:Date:Message-ID:MIME-Version; b=YtoX0tn+Bz0+NbpXsvjmPZFSy4PEqyJ3rigertBwKjtMIQLivfrhfBkC46sdVeJK9R8DvzLwmW8Bl6F+GLb820xq/K4G4dIHVr6OAv/swXqclF712uV4V01wOYb5aa9nB7A4du68sQT3Fk4IvoDBtMnUWQ/DzC0VnSiUtlFZKOU= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=FwKEu/tz; arc=none smtp.client-ip=209.85.221.52 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="FwKEu/tz" Received: by mail-wr1-f52.google.com with SMTP id ffacd0b85a97d-3ecdf2b1751so4301392f8f.0 for ; Tue, 14 Oct 2025 18:29:04 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1760491743; x=1761096543; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:message-id:date:subject:to :from:from:to:cc:subject:date:message-id:reply-to; bh=SF1+BEsNOzQgzGJmQ2xiCzdWx4Tc3uG144Bo44k0SGc=; b=FwKEu/tzFI7wxyZC+RkhWQuFRpccsr4XZY/pTYtnM0g27iq/U5wWcYwLCQHtA60NH+ jIgLoXfh4Uz5zC1tMGdJNtUf+vqRMTdWm1ubb8K/4S/lgt8bHScWINxaqUj+wg0iyJgx bnceTnQ6Dl0GfcfNt/7DM1Nw6763Rl0H9dTq1/0ZHGPMi1ie7gNZz3R/hHmLOQLgg8uc jUzeYQEdroevsf70v5TH2Ne7tBZjY/a1XT9jPsG1xSx/Fx+ZI8Xf7uCgRFAp9RYUHru9 PHq4ef775k9sEjXzhx0yLwxwAuz41pXbnpFH8KcUlHuCPIgh8zKXGpu3lS+gfFwruDl+ DvxQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1760491743; x=1761096543; h=content-transfer-encoding:mime-version:message-id:date:subject:to :from:x-gm-message-state:from:to:cc:subject:date:message-id:reply-to; bh=SF1+BEsNOzQgzGJmQ2xiCzdWx4Tc3uG144Bo44k0SGc=; b=BDRAjy+5eCXEEGKK/mpQ+3XvpAstx5rwtzpUaW+JCZ3EX37bw2DOEaF3ab8Df5SInO OEd5S4oVblTWaJyfcLZvhWxXyBt7YLYB1/qOSaSjep6PR26VWQ60KUOJmxN1kB6Jcqn8 jVe4jXlmp00WoLw2FXIX5lq23oZi3FMu5ukB4r4jTk2XNtqClxjAOLBnyYnj298lbAx6 3z2LdvAQ3usfxxOEEEbnL5G/S737UFElZeqRKs/moXQJgxSe/9li4BmDT7ebRpU415Bc 2i2XxvQ5Ls3hm9TJwJK7KjzR6j0yXNLzpcQzb6deXbO7fVZV4N3gugp8xZwWjr8mL/pO QDaQ== X-Forwarded-Encrypted: i=1; AJvYcCV2OmCrDGpOpwnbD9naAJq1UAQdw+kkuGzM0ecVkbK0OVY7LKb78Wb+v2kXGoXPDcPuMpOfqeVU09VQYpg=@vger.kernel.org X-Gm-Message-State: AOJu0YxpP0mk2V+CwDti0MyCPYM2sqLrVW17PnzWnTwWZnJhIrluekK3 igoutghuv+i/w49sDOkoh2KyfVQ9L/lp4myG2KIeKxxPPooRh7K6u21s X-Gm-Gg: ASbGnctlgs/kTXD/x0gjXJrOJByRxYbrIcBiox/ok5RiKGGraUUnPqIJiJZSHS1gdxG s3vJYDsNCoHZzdKXDJLNNCwRmMuB3geTQ3ihzqKqgzuzHVig9/xkNlc9xEiq9OMQ7pjnlvCZ4wN I7h0ulDV/ZvDbj7BBBQqH/oKOeHdGUcPDKYBg3y4fqxYd9II9yE8j4JH/0zuVVltwU8/dwAANRW z76+b5N4VZBa8IM+geHWgorUAfRlZ9/RfEco8p1c/TGEjm6l6YtsUv/vxHDJYojKkGImMZjMcoD 9UcwaYJFVoqgU5hn9nqWzvA6k5rLRkhIHBOpc9l3ZxcMmvlrLilKzgHO1zjhZtZdy61IX2uCMz4 Zm4tHEx5KLtVKdnAuzUND7R6bArYwWw+x62s5J+xq81STl/HLA4qSeQcooQAgMvUO7GYKrkYr3P sDiAo4bTLo X-Google-Smtp-Source: AGHT+IH5erbNqww3yq2+VW/UxJWa7wKRzocUwRoXRc+riZWFenDvBHBj3MNHHCi9ZMB3JWA1mD1oPg== X-Received: by 2002:a5d:584b:0:b0:3e7:610b:85f6 with SMTP id ffacd0b85a97d-4266e8d8908mr20527410f8f.39.1760491742716; Tue, 14 Oct 2025 18:29:02 -0700 (PDT) Received: from Ansuel-XPS24 (93-34-92-177.ip49.fastwebnet.it. [93.34.92.177]) by smtp.googlemail.com with ESMTPSA id 5b1f17b1804b1-470ffc994e2sm2571185e9.5.2025.10.14.18.29.01 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 14 Oct 2025 18:29:02 -0700 (PDT) From: Christian Marangi To: Vinod Koul , Kishon Vijay Abraham I , Christian Marangi , linux-kernel@vger.kernel.org, linux-phy@lists.infradead.org, linux-arm-kernel@lists.infradead.org, upstream@airoha.com Subject: [RFC PATCH] phy: airoha: Add support for Airoha AN7583 USB PHY Date: Wed, 15 Oct 2025 03:28:20 +0200 Message-ID: <20251015012849.12535-1-ansuelsmth@gmail.com> X-Mailer: git-send-email 2.51.0 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Add support for USB PHY for Airoha AN7583 SoC, this share some U2 init from AN7581 but use a totally different init phase for PLL and calibration for U3. Signed-off-by: Christian Marangi --- drivers/phy/airoha/Kconfig | 16 +- drivers/phy/airoha/Makefile | 3 +- ...y-airoha-usb.c => phy-airoha-an7581-usb.c} | 0 drivers/phy/airoha/phy-airoha-an7583-usb.c | 1185 +++++++++++++++++ 4 files changed, 1200 insertions(+), 4 deletions(-) rename drivers/phy/airoha/{phy-airoha-usb.c => phy-airoha-an7581-usb.c} (100%) create mode 100644 drivers/phy/airoha/phy-airoha-an7583-usb.c diff --git a/drivers/phy/airoha/Kconfig b/drivers/phy/airoha/Kconfig index 0675d8f2f9d1..98859d41c4db 100644 --- a/drivers/phy/airoha/Kconfig +++ b/drivers/phy/airoha/Kconfig @@ -12,12 +12,22 @@ config PHY_AIROHA_PCIE This driver create the basic PHY instance and provides initialize callback for PCIe GEN3 port. -config PHY_AIROHA_USB - tristate "Airoha USB PHY Driver" +config PHY_AIROHA_AN7581_USB + tristate "Airoha AN7581 USB PHY Driver" depends on ARCH_AIROHA || COMPILE_TEST depends on OF select GENERIC_PHY help - Say 'Y' here to add support for Airoha USB PHY driver. + Say 'Y' here to add support for Airoha AN7581 USB PHY driver. + This driver create the basic PHY instance and provides initialize + callback for USB port. + +config PHY_AIROHA_AN7583_USB + tristate "Airoha AN7583 USB PHY Driver" + depends on ARCH_AIROHA || COMPILE_TEST + depends on OF + select GENERIC_PHY + help + Say 'Y' here to add support for Airoha AN7583 USB PHY driver. This driver create the basic PHY instance and provides initialize callback for USB port. diff --git a/drivers/phy/airoha/Makefile b/drivers/phy/airoha/Makefile index fd188d08c412..2424bf36872c 100644 --- a/drivers/phy/airoha/Makefile +++ b/drivers/phy/airoha/Makefile @@ -1,4 +1,5 @@ # SPDX-License-Identifier: GPL-2.0 obj-$(CONFIG_PHY_AIROHA_PCIE) += phy-airoha-pcie.o -obj-$(CONFIG_PHY_AIROHA_USB) += phy-airoha-usb.o +obj-$(CONFIG_PHY_AIROHA_AN7581_USB) += phy-airoha-an7581-usb.o +obj-$(CONFIG_PHY_AIROHA_AN7583_USB) += phy-airoha-an7583-usb.o diff --git a/drivers/phy/airoha/phy-airoha-usb.c b/drivers/phy/airoha/phy-airoha-an7581-usb.c similarity index 100% rename from drivers/phy/airoha/phy-airoha-usb.c rename to drivers/phy/airoha/phy-airoha-an7581-usb.c diff --git a/drivers/phy/airoha/phy-airoha-an7583-usb.c b/drivers/phy/airoha/phy-airoha-an7583-usb.c new file mode 100644 index 000000000000..a699476d207f --- /dev/null +++ b/drivers/phy/airoha/phy-airoha-an7583-usb.c @@ -0,0 +1,1185 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * Author: Christian Marangi + */ + +#include +#include +#include +#include +#include +#include +#include +#include +#include + +/* PHY */ +#define AIROHA_USB_PHY_FMCR0 0x100 +#define AIROHA_USB_PHY_MONCLK_SEL GENMASK(27, 26) +#define AIROHA_USB_PHY_MONCLK_SEL0 FIELD_PREP_CONST(AIROHA_USB_PHY_MONCLK_SEL, 0x0) +#define AIROHA_USB_PHY_MONCLK_SEL1 FIELD_PREP_CONST(AIROHA_USB_PHY_MONCLK_SEL, 0x1) +#define AIROHA_USB_PHY_MONCLK_SEL2 FIELD_PREP_CONST(AIROHA_USB_PHY_MONCLK_SEL, 0x2) +#define AIROHA_USB_PHY_MONCLK_SEL3 FIELD_PREP_CONST(AIROHA_USB_PHY_MONCLK_SEL, 0x3) +#define AIROHA_USB_PHY_FREQDET_EN BIT(24) +#define AIROHA_USB_PHY_CYCLECNT GENMASK(23, 0) +#define AIROHA_USB_PHY_FMMONR0 0x10c +#define AIROHA_USB_PHY_USB_FM_OUT GENMASK(31, 0) +#define AIROHA_USB_PHY_FMMONR1 0x110 +#define AIROHA_USB_PHY_FRCK_EN BIT(8) + +#define AIROHA_USB_PHY_USBPHYACR2 0x308 +#define AIROHA_USB_PHY_SIFSLV_MAC_BANDGAP_EN BIT(17) +#define AIROHA_USB_PHY_USBPHYACR4 0x310 +#define AIROHA_USB_PHY_USB20_FS_CR GENMASK(10, 8) +#define AIROHA_USB_PHY_USB20_FS_CR_MAX FIELD_PREP_CONST(AIROHA_USB_PHY_USB20_FS_CR, 0x0) +#define AIROHA_USB_PHY_USB20_FS_CR_NORMAL FIELD_PREP_CONST(AIROHA_USB_PHY_USB20_FS_CR, 0x2) +#define AIROHA_USB_PHY_USB20_FS_CR_SMALLER FIELD_PREP_CONST(AIROHA_USB_PHY_USB20_FS_CR, 0x4) +#define AIROHA_USB_PHY_USB20_FS_CR_MIN FIELD_PREP_CONST(AIROHA_USB_PHY_USB20_FS_CR, 0x6) +#define AIROHA_USB_PHY_USB20_FS_SR GENMASK(2, 0) +#define AIROHA_USB_PHY_USB20_FS_SR_MAX FIELD_PREP_CONST(AIROHA_USB_PHY_USB20_FS_SR, 0x0) +#define AIROHA_USB_PHY_USB20_FS_SR_NORMAL FIELD_PREP_CONST(AIROHA_USB_PHY_USB20_FS_SR, 0x2) +#define AIROHA_USB_PHY_USB20_FS_SR_SMALLER FIELD_PREP_CONST(AIROHA_USB_PHY_USB20_FS_SR, 0x4) +#define AIROHA_USB_PHY_USB20_FS_SR_MIN FIELD_PREP_CONST(AIROHA_USB_PHY_USB20_FS_SR, 0x6) +#define AIROHA_USB_PHY_USBPHYACR5 0x314 +#define AIROHA_USB_PHY_USB20_DISC_FIT_EN BIT(28) +#define AIROHA_USB_PHY_USB20_HSTX_SRCAL_EN BIT(15) +#define AIROHA_USB_PHY_USB20_HSTX_SRCTRL GENMASK(14, 12) +#define AIROHA_USB_PHY_USBPHYACR6 0x318 +#define AIROHA_USB_PHY_USB20_BC11_SW_EN BIT(23) +#define AIROHA_USB_PHY_USB20_HSRX_BIAS_EN_SEL GENMASK(10, 9) +#define AIROHA_USB_PHY_USB20_HSRX_BIAS_EN_SEL_ENPLL \ + FIELD_PREP_CONST(AIROHA_USB_PHY_USB20_HSRX_BIAS_EN_SEL, 0x0) +#define AIROHA_USB_PHY_USB20_HSRX_BIAS_EN_SEL_IDLEB_RCV_EN \ + FIELD_PREP_CONST(AIROHA_USB_PHY_USB20_HSRX_BIAS_EN_SEL, 0x1) +#define AIROHA_USB_PHY_USB20_HSRX_BIAS_EN_SEL_NO_ENPLL_FS_BIAS_EN \ + FIELD_PREP_CONST(AIROHA_USB_PHY_USB20_HSRX_BIAS_EN_SEL, 0x2) +#define AIROHA_USB_PHY_USB20_HSRX_BIAS_EN_SEL_USB20_HSRX_TMODE_EN \ + FIELD_PREP_CONST(AIROHA_USB_PHY_USB20_HSRX_BIAS_EN_SEL, 0x3) +#define AIROHA_USB_PHY_USB20_DISCTH GENMASK(7, 4) +#define AIROHA_USB_PHY_USB20_DISCTH_400 FIELD_PREP_CONST(AIROHA_USB_PHY_USB20_DISCTH, 0x0) +#define AIROHA_USB_PHY_USB20_DISCTH_420 FIELD_PREP_CONST(AIROHA_USB_PHY_USB20_DISCTH, 0x1) +#define AIROHA_USB_PHY_USB20_DISCTH_440 FIELD_PREP_CONST(AIROHA_USB_PHY_USB20_DISCTH, 0x2) +#define AIROHA_USB_PHY_USB20_DISCTH_460 FIELD_PREP_CONST(AIROHA_USB_PHY_USB20_DISCTH, 0x3) +#define AIROHA_USB_PHY_USB20_DISCTH_480 FIELD_PREP_CONST(AIROHA_USB_PHY_USB20_DISCTH, 0x4) +#define AIROHA_USB_PHY_USB20_DISCTH_500 FIELD_PREP_CONST(AIROHA_USB_PHY_USB20_DISCTH, 0x5) +#define AIROHA_USB_PHY_USB20_DISCTH_520 FIELD_PREP_CONST(AIROHA_USB_PHY_USB20_DISCTH, 0x6) +#define AIROHA_USB_PHY_USB20_DISCTH_540 FIELD_PREP_CONST(AIROHA_USB_PHY_USB20_DISCTH, 0x7) +#define AIROHA_USB_PHY_USB20_DISCTH_560 FIELD_PREP_CONST(AIROHA_USB_PHY_USB20_DISCTH, 0x8) +#define AIROHA_USB_PHY_USB20_DISCTH_580 FIELD_PREP_CONST(AIROHA_USB_PHY_USB20_DISCTH, 0x9) +#define AIROHA_USB_PHY_USB20_DISCTH_600 FIELD_PREP_CONST(AIROHA_USB_PHY_USB20_DISCTH, 0xa) +#define AIROHA_USB_PHY_USB20_DISCTH_620 FIELD_PREP_CONST(AIROHA_USB_PHY_USB20_DISCTH, 0xb) +#define AIROHA_USB_PHY_USB20_DISCTH_640 FIELD_PREP_CONST(AIROHA_USB_PHY_USB20_DISCTH, 0xc) +#define AIROHA_USB_PHY_USB20_DISCTH_660 FIELD_PREP_CONST(AIROHA_USB_PHY_USB20_DISCTH, 0xd) +#define AIROHA_USB_PHY_USB20_DISCTH_680 FIELD_PREP_CONST(AIROHA_USB_PHY_USB20_DISCTH, 0xe) +#define AIROHA_USB_PHY_USB20_DISCTH_700 FIELD_PREP_CONST(AIROHA_USB_PHY_USB20_DISCTH, 0xf) +#define AIROHA_USB_PHY_USB20_SQTH GENMASK(3, 0) +#define AIROHA_USB_PHY_USB20_SQTH_85 FIELD_PREP_CONST(AIROHA_USB_PHY_USB20_SQTH, 0x0) +#define AIROHA_USB_PHY_USB20_SQTH_90 FIELD_PREP_CONST(AIROHA_USB_PHY_USB20_SQTH, 0x1) +#define AIROHA_USB_PHY_USB20_SQTH_95 FIELD_PREP_CONST(AIROHA_USB_PHY_USB20_SQTH, 0x2) +#define AIROHA_USB_PHY_USB20_SQTH_100 FIELD_PREP_CONST(AIROHA_USB_PHY_USB20_SQTH, 0x3) +#define AIROHA_USB_PHY_USB20_SQTH_105 FIELD_PREP_CONST(AIROHA_USB_PHY_USB20_SQTH, 0x4) +#define AIROHA_USB_PHY_USB20_SQTH_110 FIELD_PREP_CONST(AIROHA_USB_PHY_USB20_SQTH, 0x5) +#define AIROHA_USB_PHY_USB20_SQTH_115 FIELD_PREP_CONST(AIROHA_USB_PHY_USB20_SQTH, 0x6) +#define AIROHA_USB_PHY_USB20_SQTH_120 FIELD_PREP_CONST(AIROHA_USB_PHY_USB20_SQTH, 0x7) +#define AIROHA_USB_PHY_USB20_SQTH_125 FIELD_PREP_CONST(AIROHA_USB_PHY_USB20_SQTH, 0x8) +#define AIROHA_USB_PHY_USB20_SQTH_130 FIELD_PREP_CONST(AIROHA_USB_PHY_USB20_SQTH, 0x9) +#define AIROHA_USB_PHY_USB20_SQTH_135 FIELD_PREP_CONST(AIROHA_USB_PHY_USB20_SQTH, 0xa) +#define AIROHA_USB_PHY_USB20_SQTH_140 FIELD_PREP_CONST(AIROHA_USB_PHY_USB20_SQTH, 0xb) +#define AIROHA_USB_PHY_USB20_SQTH_145 FIELD_PREP_CONST(AIROHA_USB_PHY_USB20_SQTH, 0xc) +#define AIROHA_USB_PHY_USB20_SQTH_150 FIELD_PREP_CONST(AIROHA_USB_PHY_USB20_SQTH, 0xd) +#define AIROHA_USB_PHY_USB20_SQTH_155 FIELD_PREP_CONST(AIROHA_USB_PHY_USB20_SQTH, 0xe) +#define AIROHA_USB_PHY_USB20_SQTH_160 FIELD_PREP_CONST(AIROHA_USB_PHY_USB20_SQTH, 0xf) + +#define AIROHA_USB_PHY_U2PHYACR3 0x31c +#define AIROHA_USB_PHY_USB20_HSTX_I_EN_MODE GENMASK(25, 24) +#define AIROHA_USB_PHY_USB20_HSTX_I_EN_MODE_TOGGLE FIELD_PREP_CONST(AIROHA_USB_PHY_USB20_HSTX_I_EN_MODE, 0x0) +#define AIROHA_USB_PHY_USB20_HSTX_I_EN_MODE_HS_TERM FIELD_PREP_CONST(AIROHA_USB_PHY_USB20_HSTX_I_EN_MODE, 0x1) +#define AIROHA_USB_PHY_USB20_HSTX_I_EN_MODE_FORCE_DISABLE FIELD_PREP_CONST(AIROHA_USB_PHY_USB20_HSTX_I_EN_MODE, 0x2) +#define AIROHA_USB_PHY_USB20_HSTX_I_EN_MODE_FORCE_ENABLE FIELD_PREP_CONST(AIROHA_USB_PHY_USB20_HSTX_I_EN_MODE, 0x3) +#define AIROHA_USB_PHY_USB20_USB11_TMODE_EN BIT(19) +#define AIROHA_USB_PHY_USB20_TMODE_FS_LS_TX_EN BIT(18) +#define AIROHA_USB_PHY_USB20_PUPD_BIST_EN BIT(12) +#define AIROHA_USB_PHY_U2PHYDTM0 0x368 +#define AIROHA_USB_PHY_FORCE_XCVRSEL BIT(19) +#define AIROHA_USB_PHY_FORCE_SUSPENDDM BIT(18) +#define AIROHA_USB_PHY_FORCE_TERMSEL BIT(17) +#define AIROHA_USB_PHY_XCVRSEL GENMASK(5, 4) +#define AIROHA_USB_PHY_TERMSEL BIT(2) +#define AIROHA_USB_PHY_U2PHYDTM1 0x36c +#define AIROHA_USB_PHY_FORCE_IDDIG BIT(9) +#define AIROHA_USB_PHY_IDDIG BIT(1) + +#define AIROHA_USB_PHY_GPIO_CTLD 0x80c +#define AIROHA_USB_PHY_C60802_GPIO_CTLD GENMASK(31, 0) +#define AIROHA_USB_PHY_SSUSB_IP_SW_RST BIT(31) +#define AIROHA_USB_PHY_MCU_BUS_CK_GATE_EN BIT(30) +#define AIROHA_USB_PHY_FORCE_SSUSB_IP_SW_RST BIT(29) +#define AIROHA_USB_PHY_SSUSB_SW_RST BIT(28) + +#define AIROHA_USB_PHY_U3_PHYA_REG0 0xb00 +#define AIROHA_USB_PHY_SSUSB_BG_DIV GENMASK(29, 28) +#define AIROHA_USB_PHY_SSUSB_BG_DIV_2 FIELD_PREP_CONST(AIROHA_USB_PHY_SSUSB_BG_DIV, 0x0) +#define AIROHA_USB_PHY_SSUSB_BG_DIV_4 FIELD_PREP_CONST(AIROHA_USB_PHY_SSUSB_BG_DIV, 0x1) +#define AIROHA_USB_PHY_SSUSB_BG_DIV_8 FIELD_PREP_CONST(AIROHA_USB_PHY_SSUSB_BG_DIV, 0x2) +#define AIROHA_USB_PHY_SSUSB_BG_DIV_16 FIELD_PREP_CONST(AIROHA_USB_PHY_SSUSB_BG_DIV, 0x3) +#define AIROHA_USB_PHY_U3_PHYA_REG1 0xb04 +#define AIROHA_USB_PHY_SSUSB_XTAL_TOP_RESERVE GENMASK(25, 10) +#define AIROHA_USB_PHY_U3_PHYA_REG6 0xb18 +#define AIROHA_USB_PHY_SSUSB_CDR_RESERVE GENMASK(31, 24) +#define AIROHA_USB_PHY_U3_PHYA_REG8 0xb20 +#define AIROHA_USB_PHY_SSUSB_CDR_RST_DLY GENMASK(7, 6) +#define AIROHA_USB_PHY_SSUSB_CDR_RST_DLY_32 FIELD_PREP_CONST(AIROHA_USB_PHY_SSUSB_CDR_RST_DLY, 0x0) +#define AIROHA_USB_PHY_SSUSB_CDR_RST_DLY_64 FIELD_PREP_CONST(AIROHA_USB_PHY_SSUSB_CDR_RST_DLY, 0x1) +#define AIROHA_USB_PHY_SSUSB_CDR_RST_DLY_128 FIELD_PREP_CONST(AIROHA_USB_PHY_SSUSB_CDR_RST_DLY, 0x2) +#define AIROHA_USB_PHY_SSUSB_CDR_RST_DLY_216 FIELD_PREP_CONST(AIROHA_USB_PHY_SSUSB_CDR_RST_DLY, 0x3) + +#define AIROHA_USB_PHY_U3_PHYA_DA_REG19 0xc38 +#define AIROHA_USB_PHY_SSUSB_PLL_SSC_DELTA1_U3 GENMASK(15, 0) + +/* ANA */ + +#define AIROHA_USB_ANA_RXAFE_RESERVE 0x4 +#define AIROHA_USB_ANA_CDR_PD_10B_EN BIT(11) +#define AIROHA_USB_ANA_CDR_PD_EDGE_DIS BIT(10) +#define AIROHA_USB_ANA_CDR_LPF_MJV_LIM 0xc +#define AIROHA_USB_ANA_CDR_LPF_RATIO GENMASK(5, 4) +#define AIROHA_USB_ANA_CDR_PR_CKREF_DIV1 0x18 +#define AIROHA_USB_ANA_CDR_PR_KBAND_DIV GENMASK(26, 24) +#define AIROHA_USB_ANA_CDR_PR_DAC_BAND GENMASK(12, 8) +#define AIROHA_USB_ANA_CDR_PR_KBAND_DIV_PCIE_REG 0x1c +#define AIROHA_USB_ANA_CDR_PR_XFICK_EN BIT(30) +#define AIROHA_USB_ANA_CDR_PR_KBAND_PCIE_MODE BIT(6) +#define AIROHA_USB_ANA_CDR_PR_KBAND_DIV_PCIE GENMASK(5, 0) +#define AIROHA_USB_ANA_CDR_FORCE_IBANDLPF_R_OFF 0x20 +#define AIROHA_USB_ANA_CDR_PHYCK_RSTB BIT(13) +#define AIROHA_USB_ANA_QP_TX_MODE_16B_EN 0x28 +#define AIROHA_USB_ANA_TX_RESERVE_8 BIT(24) +#define AIROHA_USB_ANA_RXLBTX_EN 0x2c +#define AIROHA_USB_ANA_TX_DMEDGEGEN_EN BIT(27) +#define AIROHA_USB_ANA_TX_RXDET_METHOD BIT(25) +#define AIROHA_USB_ANA_SSUSB_BGR_EN 0x30 +#define AIROHA_USB_ANA_BIAS_V2V_CAL GENMASK(26, 21) +#define AIROHA_USB_ANA_SSUSB_BG_DIV GENMASK(3, 2) +#define AIROHA_USB_ANA_SSUSB_CHPEN BIT(1) +#define AIROHA_USB_ANA_TDC_FT_CK_EN 0x38 +#define AIROHA_USB_ANA_PLL_DEBUG_SEL BIT(19) +#define AIROHA_USB_ANA_VUSB10_ON BIT(8) +#define AIROHA_USB_ANA_PLL_IPLL_DIG_PWR_SEL 0x3c +#define AIROHA_USB_ANA_PLL_PREDIV GENMASK(26, 25) +#define AIROHA_USB_ANA_PLL_OSCAL_ENB BIT(19) +#define AIROHA_USB_ANA_PLL_MON_LDO_SEL GENMASK(18, 16) +#define AIROHA_USB_ANA_PLL_MONVC_EN BIT(14) +#define AIROHA_USB_ANA_PLL_LDOLPF_VSEL GENMASK(6, 5) +#define AIROHA_USB_ANA_PLL_SDM_ORD 0x40 +#define AIROHA_USB_ANA_PLL_SSC_TRI_EN BIT(4) +#define AIROHA_USB_ANA_PLL_SSC_PHASE_INI BIT(3) + +/* PMA */ +#define AIROHA_USB_PMA_TX_DA_CTRL_0 0x0 +#define AIROHA_USB_PMA_RXDET_RD_WAIT_TIMER GENMASK(15, 12) +#define AIROHA_USB_PMA_RXDET_EN_WINDOW GENMASK(9, 4) +#define AIROHA_USB_PMA_TX_DA_CTRL_3 0xc +#define AIROHA_USB_PMA_TX_DATA_RATE_SEL GENMASK(30, 28) +#define AIROHA_USB_PMA_PON_RXFEDIG_CTRL_0 0x100 +#define AIROHA_USB_PMA_EQ_RX500M_CK_SEL BIT(12) +#define AIROHA_USB_PMA_SS_LCPLL_PWCTL_SETTING_2 0x208 +#define AIROHA_USB_PMA_NCPO_ANA_MSB GENMASK(17, 16) +#define AIROHA_USB_PMA_SS_LCPLL_TDC_FLT_2 0x230 +#define AIROHA_USB_PMA_LCPLL_NCPO_VALUE GENMASK(30, 0) +#define AIROHA_USB_PMA_SS_LCPLL_TDC_PCW_1 0x248 +#define AIROHA_USB_PMA_LCPLL_PON_HRDDS_PCW_NCPO_GPON GENMASK(30, 0) +#define AIROHA_USB_PMA_INTF_CTRL_5 0x314 +#define AIROHA_USB_PMA_RX_HZ_SEL BIT(5) +#define AIROHA_USB_PMA_RX_HZ_FORCE BIT(4) +#define AIROHA_USB_PMA_INTF_CTRL_6 0x318 +#define AIROHA_USB_PMA_TX_DATA_EN_SEL BIT(13) +#define AIROHA_USB_PMA_TX_DATA_EN_FORCE BIT(12) +#define AIROHA_USB_PMA_INTF_CTRL_7 0x31c +#define AIROHA_USB_PMA_PLL_EN_SEL BIT(5) +#define AIROHA_USB_PMA_PLL_EN_FORCE BIT(4) +#define AIROHA_USB_PMA_INTF_CTRL_8 0x320 +#define AIROHA_USB_PMA_XTAL_EXT_EN_SEL BIT(13) +#define AIROHA_USB_PMA_XTAL_EXT_EN_FORCE GENMASK(12, 11) +#define AIROHA_USB_PMA_INTF_STS_9 0x364 +#define AIROHA_USB_PMA_ADDR_INTF_STS_PLL_VCOCAL GENMASK(23, 16) +#define AIROHA_USB_PMA_PLL_CTRL_0 0x400 +#define AIROHA_USB_PMA_AUTO_INIT BIT(0) +#define AIROHA_USB_PMA_PLL_CTRL_1 0x404 +#define AIROHA_USB_PMA_PLL_SSC_EN BIT(30) +#define AIROHA_USB_PMA_PLL_CTRL_2 0x408 +#define AIROHA_USB_PMA_PLL_SDM_IFM_INTF BIT(30) +#define AIROHA_USB_PMA_PLL_RICO_SEL_INTF BIT(29) +#define AIROHA_USB_PMA_PLL_PHY_CK_EN_INTF BIT(27) +#define AIROHA_USB_PMA_PLL_PCK_SEL_INTF BIT(22) +#define AIROHA_USB_PMA_PLL_KBAND_PREDIV_INTF GENMASK(21, 20) +#define AIROHA_USB_PMA_PLL_IR_INTF GENMASK(19, 16) +#define AIROHA_USB_PMA_PLL_ICOIQ_EN_INTF BIT(14) +#define AIROHA_USB_PMA_PLL_FBKSEL_INTF GENMASK(13, 12) +#define AIROHA_USB_PMA_PLL_BPB_INTF GENMASK(7, 6) +#define AIROHA_USB_PMA_PLL_BPA_INTF GENMASK(4, 2) +#define AIROHA_USB_PMA_PLL_BC_INTF GENMASK(1, 0) +#define AIROHA_USB_PMA_PLL_CTRL_3 0x40c +#define AIROHA_USB_PMA_PLL_SSC_PERIOD_INTF GENMASK(31, 16) +#define AIROHA_USB_PMA_PLL_SSC_DELTA_INTF GENMASK(15, 0) +#define AIROHA_USB_PMA_PLL_CTRL_4 0x410 +#define AIROHA_USB_PMA_PLL_SDM_HREN_INTF GENMASK(4, 3) +#define AIROHA_USB_PMA_PLL_ICOLP_EN_INTF BIT(2) +#define AIROHA_USB_PMA_PLL_CK_CTRL_1 0x418 +#define AIROHA_USB_PMA_PLL_FORCE_UNSTABLE BIT(19) +#define AIROHA_USB_PMA_PLL_FORCE_STABLE BIT(18) +#define AIROHA_USB_PMA_PLL_CK_CTRL_2 0x41c +#define AIROHA_USB_PMA_PCIE_MODE_PLL_AUTO_OFF_EN BIT(2) +#define AIROHA_USB_PMA_PCIE_MODE_PLL_AUTO_ON_EN BIT(1) +#define AIROHA_USB_PMA_PCIE_MODE_PLL_AUTO_EN BIT(0) +#define AIROHA_USB_PMA_RX_SYS_CTRL_0 0x600 +#define AIROHA_USB_PMA_ROC_CK_EN BIT(1) +#define AIROHA_USB_PMA_RX_DLY_0 0x614 +#define AIROHA_USB_PMA_RX_PI_CAL_EN_H_DLY GENMASK(7, 0) +#define AIROHA_USB_PMA_RX_CTRL_2 0x630 +#define AIROHA_USB_PMA_RX_EQ_EN_H_DLY GENMASK(28, 16) +#define AIROHA_USB_PMA_RX_CTRL_5 0x63c +#define AIROHA_USB_PMA_FREDET_CHK_CYCLE GENMASK(29, 10) +#define AIROHA_USB_PMA_RX_CTRL_6 0x640 +#define AIROHA_USB_PMA_FREDET_GOLDEN_CYCLE GENMASK(19, 0) +#define AIROHA_USB_PMA_RX_CTRL_7 0x644 +#define AIROHA_USB_PMA_FREDET_TOLERATE_CYCLE GENMASK(19, 0) +#define AIROHA_USB_PMA_RX_CTRL_11 0x654 +#define AIROHA_USB_PMA_FORCE_SIGDET_5G BIT(19) +#define AIROHA_USB_PMA_RX_CTRL_36 0x6b8 +#define AIROHA_USB_PMA_PCIE_USB_SYSTEM BIT(26) +#define AIROHA_USB_PMA_LCK2DATA_DLY_TIME GENMASK(23, 16) +#define AIROHA_USB_PMA_RX_CTRL_38 0x6C0 +#define AIROHA_USB_PMA_RESERVE_3 GENMASK(31, 24) +#define AIROHA_USB_PMA_RX_CTRL_45 0x6dc +#define AIROHA_USB_PMA_EQ_EN_DLY GENMASK(12, 0) +#define AIROHA_USB_PMA_RX_CTRL_46 0x6e0 +#define AIROHA_USB_PMA_PCIE_USB_BYPASS_EQ_P3_TO_P0_EN BIT(29) +#define AIROHA_USB_PMA_PCIE_USB_BYPASS_EQ_P2_TO_P0_EN BIT(28) +#define AIROHA_USB_PMA_PCIE_USB_BYPASS_EQ_P1_TO_P0_EN BIT(27) +#define AIROHA_USB_PMA_REBACK_P0_LCK2REF_EN BIT(26) +#define AIROHA_USB_PMA_RX_CTRL_49 0x6ec +#define AIROHA_USB_PMA_LFPS_FINISH_TIME GENMASK(31, 21) +#define AIROHA_USB_PMA_RX_CTRL_50 0x6f0 +#define AIROHA_USB_PMA_P3_TO_P0_DO_EQ_USB BIT(28) +#define AIROHA_USB_PMA_P2_TO_P0_DO_EQ_USB BIT(27) +#define AIROHA_USB_PMA_P1_TO_P0_DO_EQ_USB BIT(26) +#define AIROHA_USB_PMA_EQ_EN_DLY_SHORT GENMASK(25, 13) +#define AIROHA_USB_PMA_RX_EQ_EN_H_DLY_SHORT GENMASK(12, 0) + +/* DIG */ +#define AIROHA_USB_DIG_CK_RST_CTRL_3 0x30c +#define AIROHA_USB_DIG_NS_CK_DIV_SEL BIT(25) +#define AIROHA_USB_DIG_US_CK_DIV_SEL BIT(24) +#define AIROHA_USB_DIG_CK_RST_CTRL_7 0x340 +#define AIROHA_USB_DIG_MULTI_USB2P5_EN BIT(26) +#define AIROHA_USB_DIG_MULTI_USB5_EN BIT(25) +#define AIROHA_USB_DIG_MULTI_PHY_USB_EN BIT(24) + +#define AIROHA_USB_PHY_U2_FM_DET_CYCLE_CNT 1024 +#define AIROHA_USB_PHY_REF_CK 20 +#define AIROHA_USB_PHY_U2_SR_COEF 28 +#define AIROHA_USB_PHY_U2_SR_COEF_DIVISOR 1000 + +#define AIROHA_USB_PHY_FREQDET_SLEEP 1000 /* 1ms */ +#define AIROHA_USB_PHY_FREQDET_TIMEOUT (AIROHA_USB_PHY_FREQDET_SLEEP * 10) + +#define AIROHA_USB_PHY_U3_MAX_CALIB_TRY 50 +#define AIROHA_USB_PHY_MAX_INSTANCE 2 + +struct airoha_usb_phy_instance { + struct phy *phy; + u32 type; +}; + +struct airoha_usb_phy_priv { + struct device *dev; + + struct regmap *map; + struct regmap *map_ana; + struct regmap *map_pma; + struct regmap *map_dig; + + unsigned int id; + + struct airoha_usb_phy_instance *phys[AIROHA_USB_PHY_MAX_INSTANCE]; +}; + +static int airoha_usb_phy_u2_slew_rate_calibration(struct airoha_usb_phy_priv *priv) +{ + u32 fm_out; + u32 srctrl; + + /* Enable HS TX SR calibration */ + regmap_set_bits(priv->map, AIROHA_USB_PHY_USBPHYACR5, + AIROHA_USB_PHY_USB20_HSTX_SRCAL_EN); + + usleep_range(1000, 1500); + + /* Enable Free run clock */ + regmap_set_bits(priv->map, AIROHA_USB_PHY_FMMONR1, + AIROHA_USB_PHY_FRCK_EN); + + /* Select Monitor Clock */ + regmap_update_bits(priv->map, AIROHA_USB_PHY_FMCR0, + AIROHA_USB_PHY_MONCLK_SEL, + priv->id == 0 ? AIROHA_USB_PHY_MONCLK_SEL0 : + AIROHA_USB_PHY_MONCLK_SEL1); + + /* Set cyclecnt */ + regmap_update_bits(priv->map, AIROHA_USB_PHY_FMCR0, + AIROHA_USB_PHY_CYCLECNT, + FIELD_PREP(AIROHA_USB_PHY_CYCLECNT, + AIROHA_USB_PHY_U2_FM_DET_CYCLE_CNT)); + + /* Enable Frequency meter */ + regmap_set_bits(priv->map, AIROHA_USB_PHY_FMCR0, + AIROHA_USB_PHY_FREQDET_EN); + + /* Timeout can happen and we will apply workaround at the end */ + regmap_read_poll_timeout(priv->map, AIROHA_USB_PHY_FMMONR0, fm_out, + fm_out, AIROHA_USB_PHY_FREQDET_SLEEP, + AIROHA_USB_PHY_FREQDET_TIMEOUT); + + /* Disable Frequency meter */ + regmap_clear_bits(priv->map, AIROHA_USB_PHY_FMCR0, + AIROHA_USB_PHY_FREQDET_EN); + + /* Disable Free run clock */ + regmap_clear_bits(priv->map, AIROHA_USB_PHY_FMMONR1, + AIROHA_USB_PHY_FRCK_EN); + + /* Disable HS TX SR calibration */ + regmap_clear_bits(priv->map, AIROHA_USB_PHY_USBPHYACR5, + AIROHA_USB_PHY_USB20_HSTX_SRCAL_EN); + + usleep_range(1000, 1500); + + /* Frequency was not detected, use default SR calibration value */ + if (!fm_out) { + srctrl = 0x5; + dev_err(priv->dev, "Frequency not detected, using default SR calibration.\n"); + /* (1024 / FM_OUT) * REF_CK * U2_SR_COEF (round to the nearest digits) */ + } else { + srctrl = AIROHA_USB_PHY_REF_CK * AIROHA_USB_PHY_U2_SR_COEF; + srctrl = (srctrl * AIROHA_USB_PHY_U2_FM_DET_CYCLE_CNT) / fm_out; + srctrl = DIV_ROUND_CLOSEST(srctrl, AIROHA_USB_PHY_U2_SR_COEF_DIVISOR); + dev_dbg(priv->dev, "SR calibration applied: %x\n", srctrl); + } + + regmap_update_bits(priv->map, AIROHA_USB_PHY_USBPHYACR5, + AIROHA_USB_PHY_USB20_HSTX_SRCTRL, + FIELD_PREP(AIROHA_USB_PHY_USB20_HSTX_SRCTRL, srctrl)); + + return 0; +} + +static bool airoha_usb_phy_u3_kband_is_calibrated(struct airoha_usb_phy_priv *priv) +{ + u32 val, res; + + mdelay(50); /* TODO */ + + /* Default ICO setting */ + regmap_clear_bits(priv->map_pma, AIROHA_USB_PMA_PLL_CTRL_4, + AIROHA_USB_PMA_PLL_ICOLP_EN_INTF); + + regmap_update_bits(priv->map_ana, AIROHA_USB_ANA_SSUSB_BGR_EN, + AIROHA_USB_ANA_BIAS_V2V_CAL, + FIELD_PREP(AIROHA_USB_ANA_BIAS_V2V_CAL, 0x15)); + + regmap_update_bits(priv->map_ana, AIROHA_USB_ANA_PLL_IPLL_DIG_PWR_SEL, + AIROHA_USB_ANA_PLL_OSCAL_ENB | + AIROHA_USB_ANA_PLL_LDOLPF_VSEL, + AIROHA_USB_ANA_PLL_OSCAL_ENB | + FIELD_PREP(AIROHA_USB_ANA_PLL_LDOLPF_VSEL, 0x1)); + + regmap_set_bits(priv->map_pma, AIROHA_USB_PMA_PLL_CTRL_2, + AIROHA_USB_PMA_PLL_RICO_SEL_INTF); + + regmap_clear_bits(priv->map_pma, AIROHA_USB_PMA_INTF_CTRL_8, + AIROHA_USB_PMA_XTAL_EXT_EN_SEL | + AIROHA_USB_PMA_XTAL_EXT_EN_FORCE); + + regmap_set_bits(priv->map_pma, AIROHA_USB_PMA_PLL_CTRL_2, + AIROHA_USB_PMA_PLL_ICOIQ_EN_INTF); + + /* Read KBand */ + regmap_set_bits(priv->map_ana, AIROHA_USB_ANA_TDC_FT_CK_EN, + AIROHA_USB_ANA_PLL_DEBUG_SEL); + + mdelay(5); + + regmap_read(priv->map_pma, AIROHA_USB_PMA_INTF_STS_9, &val); + res = FIELD_GET(AIROHA_USB_PMA_ADDR_INTF_STS_PLL_VCOCAL, val) << 4; + + regmap_set_bits(priv->map_ana, AIROHA_USB_ANA_TDC_FT_CK_EN, + AIROHA_USB_ANA_PLL_DEBUG_SEL); + + mdelay(5); + + regmap_read(priv->map_pma, AIROHA_USB_PMA_INTF_STS_9, &val); + res |= val; + + /* + * KBand is calibrated if KBand Code is NOT 0xfff and + * KBand Done is set. + */ + return res != 0xfff && res & 0x800; +} + +static int airoha_usb_phy_u2_init(struct airoha_usb_phy_priv *priv) +{ + regmap_update_bits(priv->map, AIROHA_USB_PHY_USBPHYACR4, + AIROHA_USB_PHY_USB20_FS_CR, + AIROHA_USB_PHY_USB20_FS_CR_MIN); + + regmap_update_bits(priv->map, AIROHA_USB_PHY_USBPHYACR4, + AIROHA_USB_PHY_USB20_FS_SR, + AIROHA_USB_PHY_USB20_FS_SR_NORMAL); + + /* FIXME: evaluate if needed */ + regmap_update_bits(priv->map, AIROHA_USB_PHY_USBPHYACR6, + AIROHA_USB_PHY_USB20_SQTH, + AIROHA_USB_PHY_USB20_SQTH_130); + + regmap_update_bits(priv->map, AIROHA_USB_PHY_USBPHYACR6, + AIROHA_USB_PHY_USB20_DISCTH, + AIROHA_USB_PHY_USB20_DISCTH_600); + + /* Enable the USB port and then disable after calibration */ + regmap_clear_bits(priv->map, AIROHA_USB_PHY_USBPHYACR6, + AIROHA_USB_PHY_USB20_BC11_SW_EN); + + airoha_usb_phy_u2_slew_rate_calibration(priv); + + regmap_set_bits(priv->map, AIROHA_USB_PHY_USBPHYACR6, + AIROHA_USB_PHY_USB20_BC11_SW_EN); + + usleep_range(1000, 1500); + + return 0; +} + +/* + * USB 3.0 mode can only work if USB serdes is correctly set. + * This is validated in xLate function. + */ +static int airoha_usb_phy_u3_init(struct airoha_usb_phy_priv *priv) +{ + /* Digital CLK trigger reverse */ + regmap_clear_bits(priv->map_pma, AIROHA_USB_PMA_PON_RXFEDIG_CTRL_0, + AIROHA_USB_PMA_EQ_RX500M_CK_SEL); + + /* RX USB PCIE enable */ + regmap_set_bits(priv->map_pma, AIROHA_USB_PMA_RX_CTRL_36, + AIROHA_USB_PMA_PCIE_USB_SYSTEM); + + regmap_clear_bits(priv->map_pma, AIROHA_USB_PMA_RX_SYS_CTRL_0, + AIROHA_USB_PMA_ROC_CK_EN); + + /* 50MHz XTAL */ + regmap_update_bits(priv->map_ana, AIROHA_USB_ANA_SSUSB_BGR_EN, + AIROHA_USB_ANA_SSUSB_BG_DIV | + AIROHA_USB_ANA_SSUSB_CHPEN, + FIELD_PREP(AIROHA_USB_ANA_SSUSB_BG_DIV, 0x1) | + AIROHA_USB_ANA_SSUSB_CHPEN); + + regmap_update_bits(priv->map_ana, AIROHA_USB_ANA_PLL_IPLL_DIG_PWR_SEL, + AIROHA_USB_ANA_PLL_PREDIV, + FIELD_PREP(AIROHA_USB_ANA_PLL_PREDIV, 0x1)); + + regmap_set_bits(priv->map_pma, AIROHA_USB_PMA_PLL_CTRL_4, + AIROHA_USB_PMA_PLL_ICOLP_EN_INTF); + + regmap_clear_bits(priv->map_dig, AIROHA_USB_DIG_CK_RST_CTRL_7, + AIROHA_USB_DIG_MULTI_USB2P5_EN | + AIROHA_USB_DIG_MULTI_USB5_EN); + + regmap_set_bits(priv->map_dig, AIROHA_USB_DIG_CK_RST_CTRL_7, + AIROHA_USB_DIG_MULTI_USB2P5_EN | + AIROHA_USB_DIG_MULTI_USB5_EN | + AIROHA_USB_DIG_MULTI_PHY_USB_EN); + + /* PLL */ + regmap_update_bits(priv->map_pma, AIROHA_USB_PMA_PLL_CTRL_2, + AIROHA_USB_PMA_PLL_PHY_CK_EN_INTF | + AIROHA_USB_PMA_PLL_PCK_SEL_INTF | + AIROHA_USB_PMA_PLL_KBAND_PREDIV_INTF | + AIROHA_USB_PMA_PLL_IR_INTF | + AIROHA_USB_PMA_PLL_ICOIQ_EN_INTF | + AIROHA_USB_PMA_PLL_FBKSEL_INTF | + AIROHA_USB_PMA_PLL_BPB_INTF | + AIROHA_USB_PMA_PLL_BPA_INTF | + AIROHA_USB_PMA_PLL_BC_INTF, + AIROHA_USB_PMA_PLL_PHY_CK_EN_INTF | + AIROHA_USB_PMA_PLL_PCK_SEL_INTF | + FIELD_PREP(AIROHA_USB_PMA_PLL_KBAND_PREDIV_INTF, 0x0) | + FIELD_PREP(AIROHA_USB_PMA_PLL_IR_INTF, 0x4) | + AIROHA_USB_PMA_PLL_ICOIQ_EN_INTF | + FIELD_PREP(AIROHA_USB_PMA_PLL_FBKSEL_INTF, 0x0) | + FIELD_PREP(AIROHA_USB_PMA_PLL_BPB_INTF, 0x1) | + FIELD_PREP(AIROHA_USB_PMA_PLL_BPA_INTF, 0x5) | + FIELD_PREP(AIROHA_USB_PMA_PLL_BC_INTF, 0x3)); + + regmap_update_bits(priv->map_pma, AIROHA_USB_PMA_PLL_CTRL_4, + AIROHA_USB_PMA_PLL_SDM_HREN_INTF, + FIELD_PREP(AIROHA_USB_PMA_PLL_SDM_HREN_INTF, 0x1)); + + regmap_set_bits(priv->map_pma, AIROHA_USB_PMA_PLL_CTRL_2, + AIROHA_USB_PMA_PLL_SDM_IFM_INTF); + + regmap_update_bits(priv->map_pma, AIROHA_USB_PMA_PLL_CTRL_3, + AIROHA_USB_PMA_PLL_SSC_PERIOD_INTF | + AIROHA_USB_PMA_PLL_SSC_DELTA_INTF, + FIELD_PREP(AIROHA_USB_PMA_PLL_SSC_PERIOD_INTF, 0x18c) | + FIELD_PREP(AIROHA_USB_PMA_PLL_SSC_DELTA_INTF, 0x21e)); + + regmap_set_bits(priv->map_pma, AIROHA_USB_PMA_PLL_CTRL_1, + AIROHA_USB_PMA_PLL_SSC_EN); + + regmap_update_bits(priv->map_pma, AIROHA_USB_PMA_SS_LCPLL_TDC_PCW_1, + AIROHA_USB_PMA_LCPLL_PON_HRDDS_PCW_NCPO_GPON, + FIELD_PREP(AIROHA_USB_PMA_LCPLL_PON_HRDDS_PCW_NCPO_GPON, 0x48000000)); + + regmap_update_bits(priv->map_pma, AIROHA_USB_PMA_SS_LCPLL_PWCTL_SETTING_2, + AIROHA_USB_PMA_NCPO_ANA_MSB, + FIELD_PREP(AIROHA_USB_PMA_NCPO_ANA_MSB, 0x1)); + + regmap_update_bits(priv->map_pma, AIROHA_USB_PMA_SS_LCPLL_TDC_FLT_2, + AIROHA_USB_PMA_LCPLL_NCPO_VALUE, + FIELD_PREP(AIROHA_USB_PMA_LCPLL_NCPO_VALUE, 0x48000000)); + + /* RX 5G */ + regmap_update_bits(priv->map_ana, AIROHA_USB_ANA_CDR_LPF_MJV_LIM, + AIROHA_USB_ANA_CDR_LPF_RATIO, + FIELD_PREP(AIROHA_USB_ANA_CDR_LPF_RATIO, 0x0)); + + regmap_set_bits(priv->map_ana, AIROHA_USB_ANA_RXAFE_RESERVE, + AIROHA_USB_ANA_CDR_PD_10B_EN); + + regmap_update_bits(priv->map_ana, AIROHA_USB_ANA_CDR_PR_CKREF_DIV1, + AIROHA_USB_ANA_CDR_PR_DAC_BAND, + FIELD_PREP(AIROHA_USB_ANA_CDR_PR_DAC_BAND, 0xc)); + + regmap_clear_bits(priv->map_ana, AIROHA_USB_ANA_CDR_FORCE_IBANDLPF_R_OFF, + AIROHA_USB_ANA_CDR_PHYCK_RSTB); + + regmap_update_bits(priv->map_ana, AIROHA_USB_ANA_CDR_PR_KBAND_DIV_PCIE_REG, + AIROHA_USB_ANA_CDR_PR_XFICK_EN | + AIROHA_USB_ANA_CDR_PR_KBAND_PCIE_MODE, + AIROHA_USB_ANA_CDR_PR_KBAND_PCIE_MODE); + + regmap_update_bits(priv->map_ana, AIROHA_USB_ANA_CDR_PR_CKREF_DIV1, + AIROHA_USB_ANA_CDR_PR_KBAND_DIV, + FIELD_PREP(AIROHA_USB_ANA_CDR_PR_KBAND_DIV, 0x3)); + + regmap_update_bits(priv->map_ana, AIROHA_USB_ANA_CDR_PR_KBAND_DIV_PCIE_REG, + AIROHA_USB_ANA_CDR_PR_KBAND_DIV_PCIE, + FIELD_PREP(AIROHA_USB_ANA_CDR_PR_KBAND_DIV_PCIE, 0x19)); + + regmap_set_bits(priv->map_pma, AIROHA_USB_PMA_RX_CTRL_46, + AIROHA_USB_PMA_REBACK_P0_LCK2REF_EN); + + regmap_update_bits(priv->map_pma, AIROHA_USB_PMA_RX_CTRL_49, + AIROHA_USB_PMA_LFPS_FINISH_TIME, + FIELD_PREP(AIROHA_USB_PMA_LFPS_FINISH_TIME, 0x1f0)); + + /* EQ all */ + regmap_clear_bits(priv->map_pma, AIROHA_USB_PMA_RX_CTRL_50, + AIROHA_USB_PMA_P3_TO_P0_DO_EQ_USB | + AIROHA_USB_PMA_P2_TO_P0_DO_EQ_USB | + AIROHA_USB_PMA_P1_TO_P0_DO_EQ_USB); + + regmap_set_bits(priv->map_pma, AIROHA_USB_PMA_RX_CTRL_46, + AIROHA_USB_PMA_PCIE_USB_BYPASS_EQ_P3_TO_P0_EN | + AIROHA_USB_PMA_PCIE_USB_BYPASS_EQ_P2_TO_P0_EN | + AIROHA_USB_PMA_PCIE_USB_BYPASS_EQ_P1_TO_P0_EN); + + /* FIXME: ask Airoha why reserve7 is at 6c4 NOT 6c0 */ + regmap_clear_bits(priv->map_pma, AIROHA_USB_PMA_RX_CTRL_38, + FIELD_PREP(AIROHA_USB_PMA_RESERVE_3, BIT(7))); + + regmap_set_bits(priv->map_pma, AIROHA_USB_PMA_RX_CTRL_11, + AIROHA_USB_PMA_FORCE_SIGDET_5G); + + regmap_update_bits(priv->map_pma, AIROHA_USB_PMA_RX_CTRL_36, + AIROHA_USB_PMA_LCK2DATA_DLY_TIME, + FIELD_PREP(AIROHA_USB_PMA_LCK2DATA_DLY_TIME, 0x2)); + + /* PI Cal */ + regmap_update_bits(priv->map_pma, AIROHA_USB_PMA_RX_DLY_0, + AIROHA_USB_PMA_RX_PI_CAL_EN_H_DLY, + FIELD_PREP(AIROHA_USB_PMA_RX_PI_CAL_EN_H_DLY, 0x10)); + + regmap_set_bits(priv->map_ana, AIROHA_USB_ANA_PLL_SDM_ORD, + AIROHA_USB_ANA_PLL_SSC_TRI_EN | + AIROHA_USB_ANA_PLL_SSC_PHASE_INI); + + regmap_clear_bits(priv->map_pma, AIROHA_USB_PMA_TX_DA_CTRL_3, + AIROHA_USB_PMA_TX_DATA_RATE_SEL); + + regmap_clear_bits(priv->map_ana, AIROHA_USB_ANA_RXAFE_RESERVE, + AIROHA_USB_ANA_CDR_PD_EDGE_DIS); + + /* Common Setting */ + regmap_set_bits(priv->map_dig, AIROHA_USB_DIG_CK_RST_CTRL_3, + AIROHA_USB_DIG_NS_CK_DIV_SEL | + AIROHA_USB_DIG_US_CK_DIV_SEL); + + regmap_update_bits(priv->map_pma, AIROHA_USB_PMA_TX_DA_CTRL_0, + AIROHA_USB_PMA_RXDET_RD_WAIT_TIMER | + AIROHA_USB_PMA_RXDET_EN_WINDOW, + FIELD_PREP(AIROHA_USB_PMA_RXDET_RD_WAIT_TIMER, 0x4) | + FIELD_PREP(AIROHA_USB_PMA_RXDET_EN_WINDOW, 0xa)); + + regmap_update_bits(priv->map_ana, AIROHA_USB_ANA_RXLBTX_EN, + AIROHA_USB_ANA_TX_DMEDGEGEN_EN | + AIROHA_USB_ANA_TX_RXDET_METHOD, + AIROHA_USB_ANA_TX_DMEDGEGEN_EN); + + regmap_set_bits(priv->map_pma, AIROHA_USB_PMA_PLL_CK_CTRL_2, + AIROHA_USB_PMA_PCIE_MODE_PLL_AUTO_OFF_EN | + AIROHA_USB_PMA_PCIE_MODE_PLL_AUTO_ON_EN | + AIROHA_USB_PMA_PCIE_MODE_PLL_AUTO_EN); + + /* RX Speed Up */ + regmap_update_bits(priv->map_pma, AIROHA_USB_PMA_RX_CTRL_5, + AIROHA_USB_PMA_FREDET_CHK_CYCLE, + FIELD_PREP(AIROHA_USB_PMA_FREDET_CHK_CYCLE, 0x28)); + + regmap_update_bits(priv->map_pma, AIROHA_USB_PMA_RX_CTRL_6, + AIROHA_USB_PMA_FREDET_GOLDEN_CYCLE, + FIELD_PREP(AIROHA_USB_PMA_FREDET_GOLDEN_CYCLE, 0x64)); + + regmap_update_bits(priv->map_pma, AIROHA_USB_PMA_RX_CTRL_7, + AIROHA_USB_PMA_FREDET_TOLERATE_CYCLE, + FIELD_PREP(AIROHA_USB_PMA_FREDET_TOLERATE_CYCLE, 0x2710)); + + regmap_update_bits(priv->map_pma, AIROHA_USB_PMA_RX_CTRL_2, + AIROHA_USB_PMA_RX_EQ_EN_H_DLY, + FIELD_PREP(AIROHA_USB_PMA_RX_EQ_EN_H_DLY, 0x9c4)); + + regmap_update_bits(priv->map_pma, AIROHA_USB_PMA_RX_CTRL_45, + AIROHA_USB_PMA_EQ_EN_DLY, + FIELD_PREP(AIROHA_USB_PMA_EQ_EN_DLY, 0x9c4)); + + regmap_update_bits(priv->map_pma, AIROHA_USB_PMA_RX_CTRL_50, + AIROHA_USB_PMA_EQ_EN_DLY_SHORT | + AIROHA_USB_PMA_RX_EQ_EN_H_DLY_SHORT, + FIELD_PREP(AIROHA_USB_PMA_EQ_EN_DLY_SHORT, 0x9c4) | + FIELD_PREP(AIROHA_USB_PMA_RX_EQ_EN_H_DLY_SHORT, 0x9c4)); + + /* TCL avoid LT noice impact */ + regmap_set_bits(priv->map_ana, AIROHA_USB_ANA_QP_TX_MODE_16B_EN, + AIROHA_USB_ANA_TX_RESERVE_8); + + /* PLL auto init */ + regmap_set_bits(priv->map_pma, AIROHA_USB_PMA_PLL_CK_CTRL_2, + AIROHA_USB_PMA_AUTO_INIT); + + usleep_range(100, 300); + + regmap_clear_bits(priv->map_ana, AIROHA_USB_ANA_RXAFE_RESERVE, + AIROHA_USB_PMA_PCIE_MODE_PLL_AUTO_EN); + + /* TODO BAND */ + if (!airoha_usb_phy_u3_kband_is_calibrated(priv)) { + int i; + + /* TX Force Disable */ + regmap_update_bits(priv->map_pma, AIROHA_USB_PMA_INTF_CTRL_6, + AIROHA_USB_PMA_TX_DATA_EN_SEL | + AIROHA_USB_PMA_TX_DATA_EN_FORCE, + AIROHA_USB_PMA_TX_DATA_EN_SEL); + + /* PLL Force Unstable */ + regmap_set_bits(priv->map_pma, AIROHA_USB_PMA_PLL_CK_CTRL_1, + AIROHA_USB_PMA_PLL_FORCE_UNSTABLE); + + for (i = 0; i < AIROHA_USB_PHY_U3_MAX_CALIB_TRY; i++) { + /* PLL Disable */ + regmap_update_bits(priv->map_pma, AIROHA_USB_PMA_INTF_CTRL_8, + AIROHA_USB_PMA_XTAL_EXT_EN_SEL | + AIROHA_USB_PMA_XTAL_EXT_EN_FORCE, + AIROHA_USB_PMA_XTAL_EXT_EN_SEL | + FIELD_PREP(AIROHA_USB_PMA_XTAL_EXT_EN_FORCE, 0x3)); + + regmap_update_bits(priv->map_pma, AIROHA_USB_PMA_INTF_CTRL_7, + AIROHA_USB_PMA_PLL_EN_SEL | + AIROHA_USB_PMA_PLL_EN_FORCE, + AIROHA_USB_PMA_PLL_EN_SEL); + + /* PLL Config for CPR */ + regmap_set_bits(priv->map_pma, AIROHA_USB_PMA_PLL_CTRL_4, + AIROHA_USB_PMA_PLL_ICOLP_EN_INTF); + + regmap_update_bits(priv->map_ana, AIROHA_USB_ANA_SSUSB_BGR_EN, + AIROHA_USB_ANA_BIAS_V2V_CAL, + FIELD_PREP(AIROHA_USB_ANA_BIAS_V2V_CAL, 0x0)); + + regmap_update_bits(priv->map_ana, AIROHA_USB_ANA_PLL_IPLL_DIG_PWR_SEL, + AIROHA_USB_ANA_PLL_OSCAL_ENB | + AIROHA_USB_ANA_PLL_LDOLPF_VSEL, + FIELD_PREP(AIROHA_USB_ANA_PLL_LDOLPF_VSEL, 0x3)); + + regmap_clear_bits(priv->map_pma, AIROHA_USB_PMA_PLL_CTRL_2, + AIROHA_USB_PMA_PLL_RICO_SEL_INTF | + AIROHA_USB_PMA_PLL_ICOIQ_EN_INTF); + + regmap_update_bits(priv->map_ana, AIROHA_USB_ANA_PLL_IPLL_DIG_PWR_SEL, + AIROHA_USB_ANA_PLL_MON_LDO_SEL | + AIROHA_USB_ANA_PLL_MONVC_EN, + FIELD_PREP(AIROHA_USB_ANA_PLL_MON_LDO_SEL, 0x3) | + AIROHA_USB_ANA_PLL_MONVC_EN); + + /* PLL Enable */ + regmap_set_bits(priv->map_pma, AIROHA_USB_PMA_INTF_CTRL_7, + AIROHA_USB_PMA_PLL_EN_SEL | + AIROHA_USB_PMA_PLL_EN_FORCE); + + /* Exit as sson as we manage to calibrate */ + if (airoha_usb_phy_u3_kband_is_calibrated(priv)) + break; + } + } + + /* PLL to default */ + regmap_clear_bits(priv->map_ana, AIROHA_USB_ANA_PLL_IPLL_DIG_PWR_SEL, + AIROHA_USB_ANA_PLL_MON_LDO_SEL | + AIROHA_USB_ANA_PLL_MONVC_EN); + + regmap_clear_bits(priv->map_pma, AIROHA_USB_PMA_INTF_CTRL_7, + AIROHA_USB_PMA_PLL_EN_SEL | + AIROHA_USB_PMA_PLL_EN_FORCE); + + /* PLL force stable to Auto mode */ + regmap_set_bits(priv->map_pma, AIROHA_USB_PMA_PLL_CK_CTRL_1, + AIROHA_USB_PMA_PLL_FORCE_UNSTABLE); + regmap_set_bits(priv->map_pma, AIROHA_USB_PMA_PLL_CK_CTRL_1, + AIROHA_USB_PMA_PLL_FORCE_STABLE); + regmap_clear_bits(priv->map_pma, AIROHA_USB_PMA_PLL_CK_CTRL_1, + AIROHA_USB_PMA_PLL_FORCE_UNSTABLE); + regmap_clear_bits(priv->map_pma, AIROHA_USB_PMA_PLL_CK_CTRL_1, + AIROHA_USB_PMA_PLL_FORCE_STABLE); + + /* PLL force enable to Auto mode */ + regmap_set_bits(priv->map_pma, AIROHA_USB_PMA_INTF_CTRL_6, + AIROHA_USB_PMA_TX_DATA_EN_FORCE); + regmap_clear_bits(priv->map_pma, AIROHA_USB_PMA_INTF_CTRL_6, + AIROHA_USB_PMA_TX_DATA_EN_SEL); + regmap_clear_bits(priv->map_pma, AIROHA_USB_PMA_INTF_CTRL_6, + AIROHA_USB_PMA_TX_DATA_EN_FORCE); + + return !airoha_usb_phy_u3_kband_is_calibrated(priv) ? -EINVAL : 0; +} + +static int airoha_usb_phy_init(struct phy *phy) +{ + struct airoha_usb_phy_instance *instance = phy_get_drvdata(phy); + struct airoha_usb_phy_priv *priv = dev_get_drvdata(phy->dev.parent); + + if (instance->type == PHY_TYPE_USB2) + return airoha_usb_phy_u2_init(priv); + + return airoha_usb_phy_u3_init(priv); +} + +static int airoha_usb_phy_exit(struct phy *phy) +{ + return 0; +} + +static int airoha_usb_phy_u2_power_on(struct airoha_usb_phy_priv *priv) +{ + regmap_clear_bits(priv->map, AIROHA_USB_PHY_USBPHYACR6, + AIROHA_USB_PHY_USB20_BC11_SW_EN); + + regmap_set_bits(priv->map, AIROHA_USB_PHY_USBPHYACR2, + AIROHA_USB_PHY_SIFSLV_MAC_BANDGAP_EN); + + regmap_update_bits(priv->map, AIROHA_USB_PHY_U2PHYACR3, + AIROHA_USB_PHY_USB20_HSTX_I_EN_MODE, + AIROHA_USB_PHY_USB20_HSTX_I_EN_MODE_TOGGLE); + + regmap_clear_bits(priv->map, AIROHA_USB_PHY_U2PHYDTM0, + AIROHA_USB_PHY_FORCE_XCVRSEL | + AIROHA_USB_PHY_XCVRSEL); + + regmap_update_bits(priv->map, AIROHA_USB_PHY_USBPHYACR6, + AIROHA_USB_PHY_USB20_HSRX_BIAS_EN_SEL, + AIROHA_USB_PHY_USB20_HSRX_BIAS_EN_SEL_NO_ENPLL_FS_BIAS_EN); + + regmap_set_bits(priv->map, AIROHA_USB_PHY_USBPHYACR5, + AIROHA_USB_PHY_USB20_DISC_FIT_EN); + + regmap_clear_bits(priv->map, AIROHA_USB_PHY_U2PHYDTM0, + AIROHA_USB_PHY_FORCE_SUSPENDDM); + + regmap_clear_bits(priv->map, AIROHA_USB_PHY_U2PHYACR3, + AIROHA_USB_PHY_USB20_USB11_TMODE_EN); + + regmap_set_bits(priv->map, AIROHA_USB_PHY_U2PHYACR3, + AIROHA_USB_PHY_USB20_TMODE_FS_LS_TX_EN); + + regmap_clear_bits(priv->map, AIROHA_USB_PHY_U2PHYDTM0, + AIROHA_USB_PHY_FORCE_TERMSEL | + AIROHA_USB_PHY_TERMSEL); + + regmap_clear_bits(priv->map, AIROHA_USB_PHY_U2PHYACR3, + AIROHA_USB_PHY_USB20_PUPD_BIST_EN); + + return 0; +} + +static int airoha_usb_phy_u3_power_on(struct airoha_usb_phy_priv *priv) +{ + regmap_set_bits(priv->map_ana, AIROHA_USB_ANA_TDC_FT_CK_EN, + AIROHA_USB_ANA_VUSB10_ON); + + usleep_range(1000, 1500); + + regmap_clear_bits(priv->map, AIROHA_USB_PHY_GPIO_CTLD, + AIROHA_USB_PHY_SSUSB_IP_SW_RST); + + usleep_range(1000, 1500); + + regmap_clear_bits(priv->map, AIROHA_USB_PHY_GPIO_CTLD, + AIROHA_USB_PHY_FORCE_SSUSB_IP_SW_RST); + + usleep_range(1000, 1500); + + regmap_clear_bits(priv->map_pma, AIROHA_USB_PMA_INTF_CTRL_5, + AIROHA_USB_PMA_RX_HZ_FORCE); + + usleep_range(1000, 1500); + + regmap_clear_bits(priv->map_pma, AIROHA_USB_PMA_INTF_CTRL_5, + AIROHA_USB_PMA_RX_HZ_SEL); + + return 0; +} + +static int airoha_usb_phy_power_on(struct phy *phy) +{ + struct airoha_usb_phy_instance *instance = phy_get_drvdata(phy); + struct airoha_usb_phy_priv *priv = dev_get_drvdata(phy->dev.parent); + + if (instance->type == PHY_TYPE_USB2) + return airoha_usb_phy_u2_power_on(priv); + + return airoha_usb_phy_u3_power_on(priv); +} + +static int airoha_usb_phy_u2_power_off(struct airoha_usb_phy_priv *priv) +{ + regmap_set_bits(priv->map, AIROHA_USB_PHY_U2PHYACR3, + AIROHA_USB_PHY_USB20_PUPD_BIST_EN); + + regmap_set_bits(priv->map, AIROHA_USB_PHY_U2PHYDTM0, + AIROHA_USB_PHY_FORCE_TERMSEL | + AIROHA_USB_PHY_TERMSEL); + + regmap_clear_bits(priv->map, AIROHA_USB_PHY_U2PHYACR3, + AIROHA_USB_PHY_USB20_TMODE_FS_LS_TX_EN); + + regmap_set_bits(priv->map, AIROHA_USB_PHY_U2PHYACR3, + AIROHA_USB_PHY_USB20_USB11_TMODE_EN); + + regmap_set_bits(priv->map, AIROHA_USB_PHY_U2PHYDTM0, + AIROHA_USB_PHY_FORCE_SUSPENDDM); + + regmap_clear_bits(priv->map, AIROHA_USB_PHY_USBPHYACR5, + AIROHA_USB_PHY_USB20_DISC_FIT_EN); + + regmap_update_bits(priv->map, AIROHA_USB_PHY_USBPHYACR6, + AIROHA_USB_PHY_USB20_HSRX_BIAS_EN_SEL, + AIROHA_USB_PHY_USB20_HSRX_BIAS_EN_SEL_USB20_HSRX_TMODE_EN); + + regmap_update_bits(priv->map, AIROHA_USB_PHY_U2PHYDTM0, + AIROHA_USB_PHY_FORCE_XCVRSEL | + AIROHA_USB_PHY_XCVRSEL, + AIROHA_USB_PHY_FORCE_XCVRSEL | + FIELD_PREP(AIROHA_USB_PHY_XCVRSEL, 0x1)); + + regmap_update_bits(priv->map, AIROHA_USB_PHY_U2PHYACR3, + AIROHA_USB_PHY_USB20_HSTX_I_EN_MODE, + AIROHA_USB_PHY_USB20_HSTX_I_EN_MODE_FORCE_DISABLE); + + regmap_clear_bits(priv->map, AIROHA_USB_PHY_USBPHYACR2, + AIROHA_USB_PHY_SIFSLV_MAC_BANDGAP_EN); + + regmap_set_bits(priv->map, AIROHA_USB_PHY_USBPHYACR6, + AIROHA_USB_PHY_USB20_BC11_SW_EN); + + return 0; +} + +static int airoha_usb_phy_u3_power_off(struct airoha_usb_phy_priv *priv) +{ + regmap_set_bits(priv->map, AIROHA_USB_PHY_GPIO_CTLD, + AIROHA_USB_PHY_FORCE_SSUSB_IP_SW_RST); + + usleep_range(1000, 1500); + + regmap_set_bits(priv->map, AIROHA_USB_PHY_GPIO_CTLD, + AIROHA_USB_PHY_SSUSB_IP_SW_RST); + + usleep_range(1000, 1500); + + regmap_set_bits(priv->map_pma, AIROHA_USB_PMA_INTF_CTRL_5, + AIROHA_USB_PMA_RX_HZ_FORCE); + + usleep_range(1000, 1500); + + regmap_set_bits(priv->map_pma, AIROHA_USB_PMA_INTF_CTRL_5, + AIROHA_USB_PMA_RX_HZ_SEL); + + usleep_range(1000, 1500); + + regmap_clear_bits(priv->map_ana, AIROHA_USB_ANA_TDC_FT_CK_EN, + AIROHA_USB_ANA_VUSB10_ON); + + return 0; +} + +static int airoha_usb_phy_power_off(struct phy *phy) +{ + struct airoha_usb_phy_instance *instance = phy_get_drvdata(phy); + struct airoha_usb_phy_priv *priv = dev_get_drvdata(phy->dev.parent); + + if (instance->type == PHY_TYPE_USB2) + return airoha_usb_phy_u2_power_off(priv); + + return airoha_usb_phy_u3_power_off(priv); +} + +static int airoha_usb_phy_u2_set_mode(struct airoha_usb_phy_priv *priv, + enum phy_mode mode) +{ + u32 val = 0; + + /* + * For Device and Host mode, enable force IDDIG. + * For Device set IDDIG, for Host clear IDDIG. + * For OTG disable force and clear IDDIG bit while at it. + */ + switch (mode) { + case PHY_MODE_USB_DEVICE: + val |= AIROHA_USB_PHY_IDDIG; + fallthrough; + case PHY_MODE_USB_HOST: + val |= AIROHA_USB_PHY_FORCE_IDDIG; + break; + case PHY_MODE_USB_OTG: + break; + default: + return 0; + } + + regmap_update_bits(priv->map, AIROHA_USB_PHY_U2PHYDTM1, + AIROHA_USB_PHY_FORCE_IDDIG | + AIROHA_USB_PHY_IDDIG, val); + + return 0; +} + +static int airoha_usb_phy_set_mode(struct phy *phy, enum phy_mode mode, int submode) +{ + struct airoha_usb_phy_instance *instance = phy_get_drvdata(phy); + struct airoha_usb_phy_priv *priv = dev_get_drvdata(phy->dev.parent); + + if (instance->type == PHY_TYPE_USB2) + return airoha_usb_phy_u2_set_mode(priv, mode); + + return 0; +} + +static struct phy *airoha_usb_phy_xlate(struct device *dev, + struct of_phandle_args *args) +{ + struct airoha_usb_phy_priv *priv = dev_get_drvdata(dev); + struct airoha_usb_phy_instance *instance = NULL; + struct device_node *phy_np = args->np; + int index; + + if (args->args_count != 1) { + dev_err(dev, "invalid number of cells in 'phy' property\n"); + return ERR_PTR(-EINVAL); + } + + for (index = 0; index < AIROHA_USB_PHY_MAX_INSTANCE; index++) + if (phy_np == priv->phys[index]->phy->dev.of_node) { + instance = priv->phys[index]; + break; + } + + if (!instance) { + dev_err(dev, "failed to find appropriate phy\n"); + return ERR_PTR(-EINVAL); + } + + instance->type = args->args[0]; + if (!(instance->type == PHY_TYPE_USB2 || instance->type == PHY_TYPE_USB3)) { + dev_err(dev, "unsupported device type: %d\n", instance->type); + return ERR_PTR(-EINVAL); + } + + /* Validate Serdes for USB 3.0 */ + if (instance->type == PHY_TYPE_USB3) { + enum airoha_scu_serdes_port serdes_port; + int serdes_mode, expcted_mode; + + switch (priv->id) { + case 0: + serdes_port = AIROHA_SCU_SERDES_USB1; + expcted_mode = AIROHA_SCU_SSR_USB1_USB; + break; + case 1: + serdes_port = AIROHA_SCU_SERDES_USB2; + expcted_mode = AIROHA_SCU_SSR_USB2_USB; + break; + default: /* Impossible already validated */ + return ERR_PTR(-EINVAL); + } + + serdes_mode = airoha_scu_ssr_get_serdes_mode(dev, serdes_port); + if (serdes_mode < 0) { + dev_err(dev, "failed validating serdes mode for port %d: %d\n", + priv->id, serdes_mode); + return ERR_PTR(serdes_mode); + } + + if (serdes_mode != expcted_mode) { + dev_err(dev, "wrong serdes mode for port %d\n", + priv->id); + return ERR_PTR(-EINVAL); + } + } + + return instance->phy; +} + +static const struct phy_ops airoha_phy = { + .init = airoha_usb_phy_init, + .exit = airoha_usb_phy_exit, + .power_on = airoha_usb_phy_power_on, + .power_off = airoha_usb_phy_power_off, + .set_mode = airoha_usb_phy_set_mode, + .owner = THIS_MODULE, +}; + +static const struct regmap_config airoha_usb_phy_regmap_config = { + .reg_bits = 32, + .val_bits = 32, + .reg_stride = 4, +}; + +static int airoha_usb_phy_probe(struct platform_device *pdev) +{ + struct phy_provider *phy_provider; + struct airoha_usb_phy_priv *priv; + struct device *dev = &pdev->dev; + struct device_node *child_np; + void *base; + int port; + int ret; + + priv = devm_kzalloc(dev, sizeof(*priv), GFP_KERNEL); + if (!priv) + return -ENOMEM; + + priv->dev = dev; + + ret = of_property_read_u32(dev->of_node, "airoha,port-id", &priv->id); + if (ret) + return dev_err_probe(dev, ret, "port ID is mandatory for USB PHY calibration.\n"); + + if (priv->id > 1) + return dev_err_probe(dev, -EINVAL, "only 2 USB port are supported on the SoC.\n"); + + base = devm_platform_ioremap_resource_byname(pdev, "phy"); + if (IS_ERR(base)) + return PTR_ERR(base); + + priv->map = devm_regmap_init_mmio(dev, base, &airoha_usb_phy_regmap_config); + if (IS_ERR(priv->map)) + return PTR_ERR(priv->map); + + base = devm_platform_ioremap_resource_byname(pdev, "ana"); + if (IS_ERR(base)) + return PTR_ERR(base); + + priv->map_ana = devm_regmap_init_mmio(dev, base, &airoha_usb_phy_regmap_config); + if (IS_ERR(priv->map_ana)) + return PTR_ERR(priv->map_ana); + + base = devm_platform_ioremap_resource_byname(pdev, "phy"); + if (IS_ERR(base)) + return PTR_ERR(base); + + priv->map_pma = devm_regmap_init_mmio(dev, base, &airoha_usb_phy_regmap_config); + if (IS_ERR(priv->map_pma)) + return PTR_ERR(priv->map_pma); + + base = devm_platform_ioremap_resource_byname(pdev, "phy"); + if (IS_ERR(base)) + return PTR_ERR(base); + + priv->map_dig = devm_regmap_init_mmio(dev, base, &airoha_usb_phy_regmap_config); + if (IS_ERR(priv->map_dig)) + return PTR_ERR(priv->map_dig); + + platform_set_drvdata(pdev, priv); + + port = 0; + for_each_child_of_node(dev->of_node, child_np) { + struct airoha_usb_phy_instance *instance; + + instance = devm_kzalloc(dev, sizeof(*instance), GFP_KERNEL); + if (!instance) { + ret = -ENOMEM; + goto put_child; + } + + priv->phys[port] = instance; + + instance->phy = devm_phy_create(dev, child_np, &airoha_phy); + if (IS_ERR(instance->phy)) { + dev_err_probe(dev, PTR_ERR(instance->phy), "failed to create phy\n"); + ret = PTR_ERR(instance->phy); + goto put_child; + } + + phy_set_drvdata(instance->phy, instance); + + port++; + } + + phy_provider = devm_of_phy_provider_register(&pdev->dev, airoha_usb_phy_xlate); + + return PTR_ERR_OR_ZERO(phy_provider); + +put_child: + of_node_put(child_np); + return ret; +} + +static const struct of_device_id airoha_phy_id_table[] = { + { .compatible = "airoha,an7583-usb-phy" }, + { }, +}; +MODULE_DEVICE_TABLE(of, airoha_phy_id_table); + +static struct platform_driver airoha_usb_driver = { + .probe = airoha_usb_phy_probe, + .driver = { + .name = "airoha-usb-phy", + .of_match_table = airoha_phy_id_table, + }, +}; + +module_platform_driver(airoha_usb_driver); + +MODULE_AUTHOR("Christian Marangi "); +MODULE_LICENSE("GPL"); +MODULE_DESCRIPTION("Airoha USB PHY driver"); -- 2.51.0