From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 5931730ACF4 for ; Fri, 24 Oct 2025 09:33:31 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1761298413; cv=none; b=o0GU5fKQ98kfyasel4FgTCycYGPKOVpI6VhKNBhRY+19dTRFMo9PE3oxefDivJTyBrcwFAkl/Sc+Q33Xcku2esntiDgmUDrMrn71f4mqla07H7eDxCqkL1eBA82+xn0rnWLgFUmHVrOhqZSiXpA+yTyxPBHsIEBSKZRgROYX5v8= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1761298413; c=relaxed/simple; bh=1F/bOC1u+dd7k85JkzWqGYTh8WfFn5USpjGuw1f3Yo8=; h=From:Subject:Date:Message-Id:MIME-Version:Content-Type:To:Cc; b=YKKwiQaYX4vhtLb3Lg9SxAz/dL/oaymV0w9Atzei59BJ0QwSUwTwcfj1oOQu3eKaIG9rxG97VNqof1jwJuZlSu2J91K+K4sjhJx1OqvGHBUyf0ISWeWIsC1pvLb6Ik9I83zQ3hYtmT49tkYWwQNYXujSjFAFohCH96bwZV9y0ss= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=pOKp6tFC; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="pOKp6tFC" Received: from pps.filterd (m0279868.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 59O3FQTa003445 for ; Fri, 24 Oct 2025 09:33:30 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:message-id :mime-version:subject:to; s=qcppdkim1; bh=YO9TAozxQPaIYyc/aO4jrm iGnNWUBU4qf6V4+zkkWYM=; b=pOKp6tFCjDR+SQpvQbEIzNnJnxRHIPUuZq1T36 am6vkIHHOcSvjut8QJPe7B0m/1M8h0EAuhzGASQq1NiM56XTnCkiSy1WJ9uhXpJa /5eGonpz1nYWE5HKjcTViHAe5v7a4PUG7CczcItm8XP6uIgeLpayVNx3PsleILOK TwBuWB587z899IevxrfVKDjM6/h1qsKUyZqKbBGW1KmyMQCPTcsqUM1gy/fMp2KL xDSEqtVShAIeN1qXN4NAeUEcSMk+ttnz8kCgQKN3Q2VTxbIKq34Hv/GSxfH74kIL PxPU8vNS9eKRyZ6dKnf+rFb+DUhYZLJkA6Mw8gGKcXIiicGQ== Received: from mail-pf1-f198.google.com (mail-pf1-f198.google.com [209.85.210.198]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 49v27jbf85-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128 verify=NOT) for ; Fri, 24 Oct 2025 09:33:30 +0000 (GMT) Received: by mail-pf1-f198.google.com with SMTP id d2e1a72fcca58-77f610f7325so1409990b3a.1 for ; Fri, 24 Oct 2025 02:33:29 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1761298409; x=1761903209; h=cc:to:content-transfer-encoding:mime-version:message-id:date :subject:from:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=YO9TAozxQPaIYyc/aO4jrmiGnNWUBU4qf6V4+zkkWYM=; b=BcPYTctN5ac0CHsgK8QS9P0Vvu9Dpkrv+Y1DRmLadVOOCURbllCBC9JSf4D6wdO/l6 ZKEv2+U/2au0quFufOC+nog+IRbo/b4g7sW8M+tyk3YUxUXg/ywTXe0S6V3ABj/eW1Le FbC01GVmWN2ByD7fZplbklyyXhrKeWg6kQ2tNhNcoH9B+0Vedcbn5cWQeuasut8MNoru MSW/YtI2Bo65aXJgWUgqOdS8FiGKdRBD7WpTQPMXCUn9AEFRyEqcLM82OWBsAmYREc38 mlA5+8oFYhXT3dPg0aSCdwZ780lR5yLwambICQj66BIC0aIDZbn8+8UEwd17YYGIuzRt J1KA== X-Forwarded-Encrypted: i=1; AJvYcCXT3FrSjLGvenai3N3GZNRkMJvvy60oF5esR46KDc4Nr9ioxBZY97OFLIR9jMCZWrIrH5Wc8v+J+6SXsUQ=@vger.kernel.org X-Gm-Message-State: AOJu0Yys41r6wlamu0dCKUOw10NZrOvO7EKSFdU09fV83kV3kMluqLjW W8k7KZSWPBKlcT56Ok+/krOSPzoHMcmQtIWn7s3eeRMMi9Yfq4im4KfZWhY6/HarwiHL3OaX5Wi SZ4iJU0+q8yHXQvBV6RZDGiCAL3PixaiFS8KwvAz4d4v39JsQCm87IawfotXIev74Vd5S8/euKx s= X-Gm-Gg: ASbGncsrU1HBnUugAYDqF+QXFc494v3V+UG5pbRd0EKz/pdr0ngbz1CLfMzoLzdzbmm ZKaaFlPVOYTLysqapdm9c1djbMmaENoO4t1Irp1Yc2YKuTHiTT0Ali2Lyahi79/bdbspVlqedPx PPle7MCClyaRd1Io0Bsm6tfrgqqhxE/cNs97VilKhilnDWk927xTf8xfhNvpQxMrz+yw+GbOO9G gRZyJ2CpFUidGdciIaRzmr54SpehnRb0nSwmRKtxy8C79alGs3uuFyjKZUNRC4TBRt+bMdaVIXo 5hUYhdjDFo4EGC3xLxIBrGNtutxl466pNfDWYZJYiOt88LHI/6hOvlRqGYpXkW+Cca/v35yDnaz h0Ev8W0gcgujsMx+53li6Y/bjRZOFP+OVeg== X-Received: by 2002:a05:6a00:399f:b0:781:269a:8fba with SMTP id d2e1a72fcca58-7a220acb317mr25549318b3a.20.1761298408615; Fri, 24 Oct 2025 02:33:28 -0700 (PDT) X-Google-Smtp-Source: AGHT+IFeLcfx4tP0pbMJFwOSrUV/QAjUpoIDCB+tGuZMc8V2BMluJYGi8w+PUsr4tHo8KNbdG4Exfg== X-Received: by 2002:a05:6a00:399f:b0:781:269a:8fba with SMTP id d2e1a72fcca58-7a220acb317mr25549298b3a.20.1761298408124; Fri, 24 Oct 2025 02:33:28 -0700 (PDT) Received: from hu-jprakash-hyd.qualcomm.com ([202.46.22.19]) by smtp.gmail.com with ESMTPSA id d2e1a72fcca58-7a274dc33easm5270332b3a.68.2025.10.24.02.33.24 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 24 Oct 2025 02:33:27 -0700 (PDT) From: Jishnu Prakash Subject: [PATCH v3 0/3] spmi-pmic-arb: Add support for PMIC arbiter v8 for Glymur and Kaanapali Date: Fri, 24 Oct 2025 15:03:20 +0530 Message-Id: <20251024-pmic_arb_v8-v3-0-cad8d6a2cbc0@oss.qualcomm.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: 7bit X-B4-Tracking: v=1; b=H4sIAOBH+2gC/6tWKk4tykwtVrJSqFYqSi3LLM7MzwNyjHUUlJIzE vPSU3UzU4B8JSMDI1NDAyNj3YLczOT4xKKk+DILXSMzE3OLJBNjI7PURCWgjoKi1LTMCrBp0bG 1tQDcVhZVXQAAAA== X-Change-ID: 20251023-pmic_arb_v8-26478b4326ea To: Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley , David Collins Cc: linux-arm-msm@vger.kernel.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, Jishnu Prakash , aiqun.yu@oss.qualcomm.com, kamal.wadhwa@oss.qualcomm.com, jingyi.wang@oss.qualcomm.com, Pankaj Patil X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=ed25519-sha256; t=1761298404; l=2523; i=jishnu.prakash@oss.qualcomm.com; s=20251014; h=from:subject:message-id; bh=1F/bOC1u+dd7k85JkzWqGYTh8WfFn5USpjGuw1f3Yo8=; b=G91hu3EShMpUYTRa45Ca8aSQHbKjcEmYrYh91gkR6ipK/bVmfcCj1qoN01SgCIhoyaQqIRUEc P+pqdZEwfV/Am3ozdBsRpUeX52OD8Yyd9nU/ziDEZtAHBxWa1miDpNL X-Developer-Key: i=jishnu.prakash@oss.qualcomm.com; a=ed25519; pk=g89pXdLVwRjdTeQ+uX1QzvBO346E3hQAc1N7fcTXgmk= X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUxMDE4MDAxOCBTYWx0ZWRfX7QHDulVEv8gz bITSUp0L5B4sDeu/wFmhfsrTSs6mIkoa/yWkZYZEBbO/42XXVNCfFZ3AsFr+qQ4I8KJpk1B7Edq b11DbLdGKvmOxHVNq2hms+WLJJNDebd2uKOLH8xf3M6igm/ohtb880SWFYi1Tu3+ThPjx/h50NZ +HrORJCPoxuzY/SwTjdZ1Eork5oNi0w5V9hUO0enEegpZI5K2WKncCWPrVyxnXiZDX7bJBBxVgB JqINsPVqae1W+DkmdWqn8hdaA47ve83zBHtVMzpGRiIqwAIw92YRkSCSj77QbCCMWV7jLRbPmZf ImJKonHBmugF2V+2rWCJzeapdknkTD4nlJMcb4TA4A+D+IyI1mVIiv1IQhALYP+Crk+c9F23s75 Oe22qgEBoHTRgsMzlTWOHW0KxwtSRQ== X-Authority-Analysis: v=2.4 cv=G4UR0tk5 c=1 sm=1 tr=0 ts=68fb47ea cx=c_pps a=m5Vt/hrsBiPMCU0y4gIsQw==:117 a=fChuTYTh2wq5r3m49p7fHw==:17 a=IkcTkHD0fZMA:10 a=x6icFKpwvdMA:10 a=VkNPw1HP01LnGYTKEx00:22 a=VwQbUJbxAAAA:8 a=EUspDBNiAAAA:8 a=I5knT2SEtGqtceWXJqwA:9 a=QEXdDO2ut3YA:10 a=IoOABgeZipijB_acs4fv:22 X-Proofpoint-GUID: hE2kJxirYfSX8Y9mGBu7_FbhM_F-G3HW X-Proofpoint-ORIG-GUID: hE2kJxirYfSX8Y9mGBu7_FbhM_F-G3HW X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.9,FMLib:17.12.80.40 definitions=2025-10-24_01,2025-10-22_01,2025-03-28_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 impostorscore=0 lowpriorityscore=0 malwarescore=0 bulkscore=0 priorityscore=1501 spamscore=0 suspectscore=0 adultscore=0 clxscore=1015 phishscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2510020000 definitions=main-2510180018 This patch series updates the SPMI dt-bindings and driver to add support for PMIC arbiter v8, targeting Qualcomm SoCs Glymur and Kaanapali. SPMI PMIC Arbiter version 8 builds upon version 7 with support for up to four SPMI buses. To achieve this, the register map was slightly rearranged. Device tree changes are not included in this series and will be posted separately. Signed-off-by: Jishnu Prakash --- Changes in v3: - Split out some common DT properties into separate binding file and updated existing files to reference the common file for properties moved out. - Also updated Glymur binding file to reference above common properties. - Kept David Collins alone as maintainer for new binding files added. - Squashed kaanapali compatible change shared as separate patch earlier: (https://lore.kernel.org/all/20250924-knp-spmi-binding-v1-1-b4ace3f7a838@oss.qualcomm.com/) into Glymur binding patch. - Corrected comment formatting in drivers/spmi/spmi-pmic-arb.c to fix a kernel bot warning. - Updated definitions of spec_to_hwirq() and hwirq_to_*() macros in same file to fix other build errors reported by kernel test bot and removed a comment made irrelevant by this change. - Link to v2: https://lore.kernel.org/all/20250924-glymur-spmi-v8-v2-0-202fc7a66a97@oss.qualcomm.com/ Changes in v2: - Split into two series: SPMI (this series) and PINCTRL. - Included the DT bindings in this series, previously posted separately. - Fixed kernel robot reported issue by including bitfields.h. - Link to v1: https://lore.kernel.org/all/20250920-glymur-spmi-v8-gpio-driver-v1-0-23df93b7818a@oss.qualcomm.com/ --- David Collins (1): spmi: spmi-pmic-arb: add support for PMIC arbiter v8 Jishnu Prakash (2): dt-bindings: spmi: split out common QCOM SPMI PMIC arbiter properties dt-bindings: spmi: add support for glymur-spmi-pmic-arb (arbiter v8) .../bindings/spmi/qcom,glymur-spmi-pmic-arb.yaml | 150 ++++++++++ .../bindings/spmi/qcom,spmi-pmic-arb-common.yaml | 35 +++ .../bindings/spmi/qcom,spmi-pmic-arb.yaml | 17 +- .../bindings/spmi/qcom,x1e80100-spmi-pmic-arb.yaml | 21 +- drivers/spmi/spmi-pmic-arb.c | 324 +++++++++++++++++++-- 5 files changed, 484 insertions(+), 63 deletions(-) --- base-commit: 211ddde0823f1442e4ad052a2f30f050145ccada change-id: 20251023-pmic_arb_v8-26478b4326ea Best regards, -- Jishnu Prakash