From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 1CCB7288C22 for ; Fri, 24 Oct 2025 04:24:47 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1761279890; cv=none; b=hr4wVx5/axvxYHLecohhBrCTjk8LfxzX2KH+MAVcLu07jlK0TW1mWZ80tkzS2fNnxhMQX2Am8TIH45aJhSz/FqIsYBiuBfMaH+OoAmY2509SevNtzbMP06ayYPyDgimYaZtSH9kIkaZlMNLM5rZLZlweqXJEcJ4vhm9/s+qE1fE= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1761279890; c=relaxed/simple; bh=e3gKlIgcNEy2r9Mx1i7bMF3/Ao/g9nApBx5pbLsL/sA=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=JzRWR1DdLixqhrtVzUVolnfbhWkuHhkE5QHOY9LtTXMyCKM6deDGqzRoV+kOLJFV5vPnzU2r9//VacloZ7ohuRM6lAYxaJNIeLSOJT/jNcV6hrXC9xQna6bAMEuSi40w1370eAX+BJGtIscJnSBsUkUeSKBxRX70bpFP3tICXUo= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=QIssYSvO; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="QIssYSvO" Received: from pps.filterd (m0279866.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 59O3MItv010752 for ; Fri, 24 Oct 2025 04:24:47 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= spEKHx63+sJKj605M8Bf9cWcS/D+6tO2xX01XfJCvsc=; b=QIssYSvOBBLPnjru hFyWpfglRpMnbvT5WBPFAiJ7SGgo6MNZkNutzYyPwJ5U1bCpWCDSL42ExuBgkGW+ ebD4Dl25Yn2y5LqlkUd2ynciqZ5yOtj4dFV1NcxMp5JJGbMYTMy9UXlWf9ucQQAM c0yznRw3Trb8/kuAWh8nFvw+upRklLyevW0dpYWmERXpckzE8UngyufImOrBXOPj OP/LSFkgQrw5PhswEpfFwL27jjzJV9veCsM5i0um/hM+wzHhm2WH29pA0Olzi6BJ S7dEyaAXOE9xu3N1hhPHMgUW0qrnr+nMKSCwXcS0BWqAiBU9XqRaOAZi+P3/mU1W W9jKHA== Received: from mail-pl1-f200.google.com (mail-pl1-f200.google.com [209.85.214.200]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 49y524cxyu-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128 verify=NOT) for ; Fri, 24 Oct 2025 04:24:47 +0000 (GMT) Received: by mail-pl1-f200.google.com with SMTP id d9443c01a7336-269880a7bd9so17047875ad.3 for ; Thu, 23 Oct 2025 21:24:47 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1761279886; x=1761884686; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=spEKHx63+sJKj605M8Bf9cWcS/D+6tO2xX01XfJCvsc=; b=Iw/hJV/MOpfbSBAQkfEpvbhhzD2COLWJiv3bv/EOLgANjX5iWBtA+wzsdJE+1q8+/x NotQXfFgdGYc3S70XInrbxSpg51ACVA32iUSJnQIElaeVd/VhiblH9mLBvDd4QPSNozJ gTef3Lc/37CTaQ6jsO0CajtAJMxcU7WUEG2PM+SWChcUu9InDJvyz8FVSmWs2DAocfwC gwvVa2OUfHUyHxs8j7e5C04M47iS3/1dYlKvApwcjYXKrX5WF+Qq2zIvyeIXjiyjG3d1 UTPi7tySsZhIg61ULn2KiXfm88E+mA2VpNabM6GAsbS8KkJ0aGRBAZey1DIE7gAbqSe3 r+qg== X-Forwarded-Encrypted: i=1; AJvYcCVb3uiW3ro+yNTGo15xAMjM7sydJcMVoPSu7w0BgCYpgZQbz9B6YcmQBkNu2mQu2Wyn1bzFxWxGYrIPLCM=@vger.kernel.org X-Gm-Message-State: AOJu0YwcKnLwMXXu3qOPyDxDp1kEntqcoev4IG2eCsFBUDuA2Pg5qaQt HkCCc6/wp5/OVZv5psyxhK8R2fm/8dvqOe/GG15T9gcjWKg/GOYBFlSO9diSna8ii/xEQ2GXjms 6KPd/bQioAW9ALPtjlPd3nNZwGh82ur+8jC+kIOchcpYes11Pc9UVjTURWU4PoquzEsKvnr03Tr 0= X-Gm-Gg: ASbGncu44MlAoC2HUa7gwp/0cV4gdTLW43hwwxBkI3iloxTY3rZNiQ0oWO+U/DUgg3S CP69pypG3JBYo3j2J4Ne46aR7g4a0Yd3lHXyJPvRJ1ED4ODJYJKUOPcvRsVOSClLH+MnSZRJr7d zf8X0fj6XJr92MPy1AOftZuElfcLIghneRWUN1BoRm5t0Jb6LJeBbeqF4H3YLoF+oDYGmQPoZMJ gGOi7sZyOq+AibuFfjhsPnNmxk6OC7gnHCLTwuGdWuNYrvHRcGQ8n+pmrmI9svLMUJrNEzCXtgk ClqEkz8GF/A5620eQ2q9A2AKKG/otq03ar6ZgQqvss0P1AwmiHuNJudtQKs8QzspeWspos5vbJF aYrP9hsm5k+a8p92Q0LTBjGc= X-Received: by 2002:a17:902:db11:b0:240:48f4:40f7 with SMTP id d9443c01a7336-290cba4efc9mr410770675ad.39.1761279886189; Thu, 23 Oct 2025 21:24:46 -0700 (PDT) X-Google-Smtp-Source: AGHT+IF7cllgMj+gzOOi2ac9raSJeUASgxvajSlhUmTQMabpCptfmYnMLxp4y2gSOOqrvxqtLj4luw== X-Received: by 2002:a17:902:db11:b0:240:48f4:40f7 with SMTP id d9443c01a7336-290cba4efc9mr410770385ad.39.1761279885672; Thu, 23 Oct 2025 21:24:45 -0700 (PDT) Received: from hu-tdas-hyd.qualcomm.com ([202.46.22.19]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-2946dfd0576sm40259805ad.67.2025.10.23.21.24.41 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 23 Oct 2025 21:24:45 -0700 (PDT) From: Taniya Das Date: Fri, 24 Oct 2025 09:54:24 +0530 Subject: [PATCH v3 3/4] dt-bindings: clock: qcom: Add SM8750 video clock controller Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: 7bit Message-Id: <20251024-sm8750-videocc-v2-v3-3-6286bbda3c8e@oss.qualcomm.com> References: <20251024-sm8750-videocc-v2-v3-0-6286bbda3c8e@oss.qualcomm.com> In-Reply-To: <20251024-sm8750-videocc-v2-v3-0-6286bbda3c8e@oss.qualcomm.com> To: Bjorn Andersson , Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: linux-arm-msm@vger.kernel.org, linux-clk@vger.kernel.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, Ajit Pandey , Imran Shaik , Jagadeesh Kona , Taniya Das X-Mailer: b4 0.15-dev-aa3f6 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUxMDIyMDE1NSBTYWx0ZWRfX/gPMhNvGZJd4 n1Y7jIN8l7BkdojUwq6eT9ND3nRK6xIcSzhsJH0LUUNLYlgJpYWFXG9Rum/PHCrO6LqXMllWYPC SB2xuwiUhWQjloIIENVhICU994NgO1fXsXYtKb4918jgCudyywz7eXQINEdnmcqRRlvmGuFEOpr +RQfwHIRcUwA2Y5vST2WjTkHwobW5fRF/Pa5lQt5QMHw1l1E0Wh3ZxELBUXAftA3XF+9jBi30Rk 5TChG931U8z3lYhiWGz4ak6oo86R8CtrIYAy2XLbkicSyB9wQbjEn6bVuw7pReHO4dnNFET4zm3 MgsOWGErXUinqnBVbNwblMy3uvdpFitWEAehzJqQxc5uMIJA93ORj2vf/UluXq/ARKibKEvu9us je51m/uxkALr/UDlmNnICu6Gx70C7g== X-Authority-Analysis: v=2.4 cv=Uotu9uwB c=1 sm=1 tr=0 ts=68faff8f cx=c_pps a=IZJwPbhc+fLeJZngyXXI0A==:117 a=fChuTYTh2wq5r3m49p7fHw==:17 a=IkcTkHD0fZMA:10 a=x6icFKpwvdMA:10 a=VkNPw1HP01LnGYTKEx00:22 a=gEfo2CItAAAA:8 a=EUspDBNiAAAA:8 a=VwQbUJbxAAAA:8 a=COk6AnOGAAAA:8 a=1oqufa9daVNmb7UKLHcA:9 a=QEXdDO2ut3YA:10 a=uG9DUKGECoFWVXl0Dc02:22 a=sptkURWiP4Gy88Gu7hUp:22 a=TjNXssC_j7lpFel5tvFf:22 X-Proofpoint-GUID: TZKPg7Wd5oy2osGlzCJNa4nWwx8CSxXy X-Proofpoint-ORIG-GUID: TZKPg7Wd5oy2osGlzCJNa4nWwx8CSxXy X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.9,FMLib:17.12.80.40 definitions=2025-10-23_03,2025-10-22_01,2025-03-28_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 bulkscore=0 impostorscore=0 priorityscore=1501 clxscore=1015 spamscore=0 adultscore=0 suspectscore=0 phishscore=0 lowpriorityscore=0 malwarescore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2510020000 definitions=main-2510220155 Add compatible string for SM8750 video clock controller and the bindings for SM8750 Qualcomm SoC. Signed-off-by: Taniya Das Reviewed-by: Rob Herring (Arm) --- .../bindings/clock/qcom,sm8450-videocc.yaml | 5 ++- include/dt-bindings/clock/qcom,sm8750-videocc.h | 40 ++++++++++++++++++++++ 2 files changed, 44 insertions(+), 1 deletion(-) diff --git a/Documentation/devicetree/bindings/clock/qcom,sm8450-videocc.yaml b/Documentation/devicetree/bindings/clock/qcom,sm8450-videocc.yaml index fcd2727dae46711650fc8fe71221a06630040026..b31bd833552937fa896f69966cfe5c79d9cfdd21 100644 --- a/Documentation/devicetree/bindings/clock/qcom,sm8450-videocc.yaml +++ b/Documentation/devicetree/bindings/clock/qcom,sm8450-videocc.yaml @@ -7,7 +7,7 @@ $schema: http://devicetree.org/meta-schemas/core.yaml# title: Qualcomm Video Clock & Reset Controller on SM8450 maintainers: - - Taniya Das + - Taniya Das - Jagadeesh Kona description: | @@ -17,6 +17,7 @@ description: | See also: include/dt-bindings/clock/qcom,sm8450-videocc.h include/dt-bindings/clock/qcom,sm8650-videocc.h + include/dt-bindings/clock/qcom,sm8750-videocc.h properties: compatible: @@ -25,6 +26,7 @@ properties: - qcom,sm8475-videocc - qcom,sm8550-videocc - qcom,sm8650-videocc + - qcom,sm8750-videocc - qcom,x1e80100-videocc clocks: @@ -61,6 +63,7 @@ allOf: enum: - qcom,sm8450-videocc - qcom,sm8550-videocc + - qcom,sm8750-videocc then: required: - required-opps diff --git a/include/dt-bindings/clock/qcom,sm8750-videocc.h b/include/dt-bindings/clock/qcom,sm8750-videocc.h new file mode 100644 index 0000000000000000000000000000000000000000..f3bfa2ba51607d0133efcdad9c7729eb7a49b177 --- /dev/null +++ b/include/dt-bindings/clock/qcom,sm8750-videocc.h @@ -0,0 +1,40 @@ +/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */ +/* + * Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries. + */ + +#ifndef _DT_BINDINGS_CLK_QCOM_VIDEO_CC_SM8750_H +#define _DT_BINDINGS_CLK_QCOM_VIDEO_CC_SM8750_H + +/* VIDEO_CC clocks */ +#define VIDEO_CC_AHB_CLK 0 +#define VIDEO_CC_AHB_CLK_SRC 1 +#define VIDEO_CC_MVS0_CLK 2 +#define VIDEO_CC_MVS0_CLK_SRC 3 +#define VIDEO_CC_MVS0_DIV_CLK_SRC 4 +#define VIDEO_CC_MVS0_FREERUN_CLK 5 +#define VIDEO_CC_MVS0_SHIFT_CLK 6 +#define VIDEO_CC_MVS0C_CLK 7 +#define VIDEO_CC_MVS0C_DIV2_DIV_CLK_SRC 8 +#define VIDEO_CC_MVS0C_FREERUN_CLK 9 +#define VIDEO_CC_MVS0C_SHIFT_CLK 10 +#define VIDEO_CC_PLL0 11 +#define VIDEO_CC_SLEEP_CLK 12 +#define VIDEO_CC_SLEEP_CLK_SRC 13 +#define VIDEO_CC_XO_CLK 14 +#define VIDEO_CC_XO_CLK_SRC 15 + +/* VIDEO_CC power domains */ +#define VIDEO_CC_MVS0_GDSC 0 +#define VIDEO_CC_MVS0C_GDSC 1 + +/* VIDEO_CC resets */ +#define VIDEO_CC_INTERFACE_BCR 0 +#define VIDEO_CC_MVS0_BCR 1 +#define VIDEO_CC_MVS0C_CLK_ARES 2 +#define VIDEO_CC_MVS0C_BCR 3 +#define VIDEO_CC_MVS0_FREERUN_CLK_ARES 4 +#define VIDEO_CC_MVS0C_FREERUN_CLK_ARES 5 +#define VIDEO_CC_XO_CLK_ARES 6 + +#endif -- 2.34.1