From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-m15566.qiye.163.com (mail-m15566.qiye.163.com [101.71.155.66]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 1C9E82E543B; Mon, 27 Oct 2025 08:41:59 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=101.71.155.66 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1761554523; cv=none; b=DXnPiWaMfeneOxtPkKYc9kxPBDZnN5Vz6puF1I5syPm/G9vFhZotIYQ5bLkkAyv/byWATiBLyqHa8UVBRCzKRxJ0AVIvQ3aViwqU2/K2gMIuWeycufxqtZTYJKL7KiWZixiVbqWxWIf2y2YKp/ytoNADLAQ1YWt1VtGLB7sb6zA= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1761554523; c=relaxed/simple; bh=7MiPCENxUZ/fCOEbibw5Mo2DnHQfEI6AVeJWWSob4ZQ=; h=From:To:Cc:Subject:Date:Message-Id:MIME-Version; b=T1WPJV3/ul1ZqqCj0ZyXKCCsTfzuNPIZpspuO4MZ/dSYePIBsSESAWd3Kc4PVW4AB8R6qEMrEd4TSI6V1jUhHxRF3yvXN9w6DFAY9sDJaFu2vqLx+05fGQ2zjt3WEWlWPzwWwXgw0/J9+lFeiRvrwc2Ock2dgbEOQFIpjhPW+PA= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=rock-chips.com; spf=pass smtp.mailfrom=rock-chips.com; dkim=pass (1024-bit key) header.d=rock-chips.com header.i=@rock-chips.com header.b=ImVrISTf; arc=none smtp.client-ip=101.71.155.66 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=rock-chips.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=rock-chips.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=rock-chips.com header.i=@rock-chips.com header.b="ImVrISTf" Received: from rockchip.. (unknown [58.22.7.114]) by smtp.qiye.163.com (Hmail) with ESMTP id 27504ffca; Mon, 27 Oct 2025 16:41:48 +0800 (GMT+08:00) From: Elaine Zhang To: mturquette@baylibre.com, sboyd@kernel.org, sugar.zhang@rock-chips.com, zhangqing@rock-chips.com, heiko@sntech.de, robh@kernel.org, krzysztof.kozlowski+dt@linaro.org, conor+dt@kernel.org Cc: devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-clk@vger.kernel.org, linux-rockchip@lists.infradead.org, linux-kernel@vger.kernel.org, huangtao@rock-chips.com, finley.xiao@rock-chips.com Subject: [PATCH v5 0/7] clk: rockchip: Add clock controller for the Date: Mon, 27 Oct 2025 16:41:40 +0800 Message-Id: <20251027084147.4148739-1-zhangqing@rock-chips.com> X-Mailer: git-send-email 2.34.1 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-HM-Tid: 0a9a24d4aa2b03a3kunmca0e4b6150f557 X-HM-MType: 1 X-HM-Spam-Status: e1kfGhgUHx5ZQUpXWQgPGg8OCBgUHx5ZQUlOS1dZFg8aDwILHllBWSg2Ly tZV1koWUFDSUNOT01LS0k3V1ktWUFJV1kPCRoVCBIfWUFZQx5PGVYZT05DSxoaSkNDGUJWFRQJFh oXVRMBExYaEhckFA4PWVdZGBILWUFZTkNVSUlVTFVKSk9ZV1kWGg8SFR0UWUFZT0tIVUpLSU9PT0 hVSktLVUpCS0tZBg++ DKIM-Signature: a=rsa-sha256; b=ImVrISTf4o+rUYAIusaXaT0DpQY3MSyo77uYdCLrhY0GrBgXm3ScAdtFk6GGBymu70KimfHlukijYFdQVn8MXii86ZRdVH90UGZwUVlyeNQaxklaL/fO46BgdVCYLsy1K75fyKfxow4W0MfC/IeKEQbIYB2QMTc1Y+oup7rTG9M=; c=relaxed/relaxed; s=default; d=rock-chips.com; v=1; bh=sUOBzOKPhGR9AkwjvrsT4pC2JIm0fRun3DwujokAcjM=; h=date:mime-version:subject:message-id:from; Add yaml and dt-bindings for the RV1126B and RK3506. RK3506 depend on patches 1/7 and 5/7, so it is merged and submitted. Change in V5: [PATCH v5 1/7]: No change [PATCH v5 2/7]: No change [PATCH v5 3/7]: Drop RV1126B_GRF_SOC_STATUS0 [PATCH v5 4/7]: Drop syscon [PATCH v5 5/7]: No change [PATCH v5 6/7]: Add clocks and clock-names, fix id define [PATCH v5 7/7]: Drop RK3506_GRF_SOC_STATUS Change in V4: [PATCH v4 1/7]: No change [PATCH v4 2/7]: remove label [PATCH v4 3/7]: No change [PATCH v4 4/7]: remove label,fix order [PATCH v4 5/7]: No change [PATCH v4 6/7]: Add yaml and dt-bindings for the RK3506 [PATCH v4 7/7]: Add clock controller for the RK3506 Change in V3: [PATCH v3 1/5]: No change [PATCH v3 2/5]: Fix define error [PATCH v3 3/5]: update driver,fix errir [PATCH v3 4/5]: fix error [PATCH v3 5/5]: No change Change in V2: [PATCH v2 1/5]: update commit message, rename v2 to multi_pll [PATCH v2 2/5]: Modify DT binding headers license [PATCH v2 3/5]: update driver [PATCH v2 4/5]: fix error [PATCH v2 5/5]: update commit message Elaine Zhang (6): clk: rockchip: Implement rockchip_clk_register_armclk_multi_pll() dt-bindings: clock, reset: Add support for rv1126b clk: rockchip: Add clock controller for the RV1126B dt-bindings: clock: Add support for rockchip pvtpll clk: rockchip: add support for pvtpll clk clk: rockchip: Add clock and reset driver for RK3506 Finley Xiao (1): dt-bindings: clock: rockchip: Add RK3506 clock and reset unit .../bindings/clock/rockchip,pvtpll.yaml | 98 ++ .../bindings/clock/rockchip,rk3506-cru.yaml | 51 + .../bindings/clock/rockchip,rv1126b-cru.yaml | 52 + drivers/clk/rockchip/Kconfig | 14 + drivers/clk/rockchip/Makefile | 2 + drivers/clk/rockchip/clk-cpu.c | 165 +++ drivers/clk/rockchip/clk-pvtpll.c | 925 ++++++++++++++ drivers/clk/rockchip/clk-rk3506.c | 869 +++++++++++++ drivers/clk/rockchip/clk-rv1126b.c | 1103 +++++++++++++++++ drivers/clk/rockchip/clk.c | 24 + drivers/clk/rockchip/clk.h | 96 ++ drivers/clk/rockchip/rst-rk3506.c | 226 ++++ drivers/clk/rockchip/rst-rv1126b.c | 444 +++++++ .../dt-bindings/clock/rockchip,rk3506-cru.h | 285 +++++ .../dt-bindings/clock/rockchip,rv1126b-cru.h | 392 ++++++ .../dt-bindings/reset/rockchip,rk3506-cru.h | 211 ++++ .../dt-bindings/reset/rockchip,rv1126b-cru.h | 405 ++++++ 17 files changed, 5362 insertions(+) create mode 100644 Documentation/devicetree/bindings/clock/rockchip,pvtpll.yaml create mode 100644 Documentation/devicetree/bindings/clock/rockchip,rk3506-cru.yaml create mode 100644 Documentation/devicetree/bindings/clock/rockchip,rv1126b-cru.yaml create mode 100644 drivers/clk/rockchip/clk-pvtpll.c create mode 100644 drivers/clk/rockchip/clk-rk3506.c create mode 100644 drivers/clk/rockchip/clk-rv1126b.c create mode 100644 drivers/clk/rockchip/rst-rk3506.c create mode 100644 drivers/clk/rockchip/rst-rv1126b.c create mode 100644 include/dt-bindings/clock/rockchip,rk3506-cru.h create mode 100644 include/dt-bindings/clock/rockchip,rv1126b-cru.h create mode 100644 include/dt-bindings/reset/rockchip,rk3506-cru.h create mode 100644 include/dt-bindings/reset/rockchip,rv1126b-cru.h base-commit: 9893549e592ad22d0a18de97acfb30204109290a -- 2.34.1