From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-ed1-f43.google.com (mail-ed1-f43.google.com [209.85.208.43]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 2A5492FFDF3 for ; Wed, 26 Nov 2025 12:42:59 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.208.43 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1764160981; cv=none; b=Yoa6CkJfvaGg/h3X3k+FO+fP8+K94kagIzcdMPWqe+cNciUG2L1KtXZNACPzOEi0L0A0iNhHl6WhubPvvxFf5p/Y68i9+txGWoAwUXRdXYwVDMOrZcqjf2nZFHg5sa+Y7VQJg6ylN0eoUgMm2tC8V33fDCGiz9OmtV3K3ATfmzY= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1764160981; c=relaxed/simple; bh=QMVHQHi0Zrm4GrHMGPBW2tQL6A/vxzVLomF+KFQ+vyI=; h=From:To:Cc:Subject:Date:Message-ID:MIME-Version; b=OVbwnOxqKHzs7ozA9LCQDKviuOfRK8utPkApsXkvLWhAlLNBbrzS3UJuGMXdOA6rqgO2LE8e/aYRk/qR382Cqe06I21s/iOO2NDvbGFDj6LgGZTwTlNTiLzPpnmGvRB5WJn8YNchJ+1tQzABFFpJVA2WSjzTEcvY8vnP8DIJxh8= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=FNwI+wCe; arc=none smtp.client-ip=209.85.208.43 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="FNwI+wCe" Received: by mail-ed1-f43.google.com with SMTP id 4fb4d7f45d1cf-64162c04f90so11183303a12.0 for ; Wed, 26 Nov 2025 04:42:59 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1764160978; x=1764765778; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to; bh=wyKInZW9vOOeMqe71nBxJ7HXJ/bNznUlqhwyoDm1B3s=; b=FNwI+wCeoMDIe3qiJy5pas6Z4WPheP43FuM0Uam28eSUA355g7g/EYnOJijKJdRkuT 9Jb1DnCWrGgjU7PJQJqaQdKWo6pTeWZlagiSfAwSm9THTJ9HJoaN+0Hj+l9EG4ksDCrh H10EMI7rlkI/jz2ZTjh8w0NDDlj4t5ZgtexwUnNueMWTtSFoLOldndEgtMgIAoac2Zjc buOMVgibrHFnIc6IoT/PRlQm8nS7+Ygg3IOtfC7o63FL+IuuoDhc2y4ALwbbo4mymvod AEixE+Cd2n+n9HhpnXFbPwWIJHR53gOYtyZeJUHnXiyXiM+3nQ7x3zK9K6BqoEegf9ed qT8g== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1764160978; x=1764765778; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-gg:x-gm-message-state:from:to:cc:subject:date :message-id:reply-to; bh=wyKInZW9vOOeMqe71nBxJ7HXJ/bNznUlqhwyoDm1B3s=; b=p6bYS9PRjv9EfagLtKlGB72/dwO+97Ro/NPSqxS43Esn/qMURsRqRGwcCG7c4AtKjJ ag7B9a0IJa/AfZ3/OQFFx7AWOGceyuUqvj7dwoLBEpPmmf4ZHOsv9IbsxygyWBURXTCs pbpjEKwuxoqAkfYnI3EwD8hTvM/M7u2fodsaybun0mJcVNgXzWVUaL7zTB45fJ+gggG2 Bpm7IfnDL2SK+1LI0TaOXYc3nxgiqWiKEPFm73eSYO4nkxzGkDt8vAzIkWTHYgxgL56t Mwzzj0JQtW9/uX+jIGKQ4d4ofbsgdtmnFoPBEL7pzw76eDnaor0pdFoP9TpdvIY5uJeu ib7w== X-Forwarded-Encrypted: i=1; AJvYcCUd85ruqzPiGBz1WoD6klRk6jldrveYbN+keGrUB7AdyupkwX6nskJumvCidXzgkA0G3Jc0rzNoQqv3rG8=@vger.kernel.org X-Gm-Message-State: AOJu0YxwIKlKjYXSrVku9vF1TXnKX+8kgMmdIWUlEWnWoTdRdE63/HhE bywANrq5x3uJcPGYNzpX3O9Ztlo8yvM7ebY8Bh1y/BgJ/0aQyp7523OV X-Gm-Gg: ASbGnct8PiQYs7Kw6qivrp8RadHJrZwodBTnufdZlSdyV1jh+mdkYTKQhfANodZNaCI gwzbb3+Gmc+3uiI+lLfbv79GkoK32CoUknjVR+6G8E3gpPZXUpOZO6glCRdHy9fVYTyuWPloGA+ ztrcuBSFG4Hm+4k2embjwebgHy9CSLVutC8dousQaOJRP2HFeKNj4cUsVifgEnbEOlM6JCw3vYi LFbPlXXmdxKggXQfTKzmcpTD07AaB1xVcYzse7s7WkInPBIOe3ucKDYK3/Nsh/EDYnmb3+EPRh1 dRa75eSd5PwH1bYEncatk+eAzukW3BNVdTBOkYCnS9Ovz0C8+RfXn43hQ2V6iWpEutaBmCK+gHG genBvezHtVB6YzLB/qpszD7FOiVd54+aR0YzEuW3NG1qOFrnEAoUXudO6DjD8EtGPu49QHeZfjZ IMQGpzbsUTkeA9JqpeH7VMWcNpk6HhothejCek X-Google-Smtp-Source: AGHT+IElqG7jPteIbIhzrUyHVFQTvghK+ylGI6dlqjj76G/QOs8gr0LlFJkvAARUAUVCGYrcNiuMVQ== X-Received: by 2002:a05:6402:2787:b0:641:2a61:7da2 with SMTP id 4fb4d7f45d1cf-64555be1db0mr17215942a12.17.1764160978101; Wed, 26 Nov 2025 04:42:58 -0800 (PST) Received: from SMW024614.wbi.nxp.com ([128.77.115.157]) by smtp.gmail.com with ESMTPSA id 4fb4d7f45d1cf-64536459d92sm17654824a12.31.2025.11.26.04.42.56 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 26 Nov 2025 04:42:57 -0800 (PST) From: Laurentiu Mihalcea To: Krzysztof Kozlowski , Conor Dooley , Shawn Guo , Fabio Estevam , Philipp Zabel , Daniel Baluta , Shengjiu Wang , Frank Li Cc: devicetree@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, Pengutronix Kernel Team Subject: [PATCH v6 0/5] Add support for i.MX8ULP's SIM LPAV Date: Wed, 26 Nov 2025 04:42:13 -0800 Message-ID: <20251126124218.803-1-laurentiumihalcea111@gmail.com> X-Mailer: git-send-email 2.43.0 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit From: Laurentiu Mihalcea The LPAV System Integration Module (SIM) is an IP found inside i.MX8ULP's LPAV subsystem, which offers clock gating, reset line assertion/de-assertion, and various other misc. options. This series adds support for the IP by introducing a new clock HW provider driver and by modifying i.MX8MP's AUDIOMIX block control reset driver to allow it to be used for i.MX8ULP's SIM LPAV as well. This series is a spin-off from [1]. [1]: https://lore.kernel.org/lkml/20240922174225.75948-1-laurentiumihalcea111@gmail.com/ --- Changes in v6: * store a "const struct imx8mp_reset_map" pointer instead of a "const struct imx8mp_reset_info" pointer in "struct imx8mp_audiomix_reset" * switch back to the mask-based approach * link to v5: https://lore.kernel.org/lkml/20251114133738.1762-1-laurentiumihalcea111@gmail.com/ Changes in v5: * drop patches that were already picked up by Philipp/Abel. * include the "bits.h" header. * replace mask with bit index. * link to v4: https://lore.kernel.org/lkml/20251104120301.913-1-laurentiumihalcea111@gmail.com/ Changes in v4: * shorten commit message for patch 5 * drop base from "struct imx8mp_audiomix_reset" and use local variable * imx8mp_audiomix_reset_get_regmap() now takes "struct imx8mp_audiomix_reset *" as its argument instead of a "struct device *" * use base pointer as the data argument for devm_add_action_or_reset() * shorten commit message for patch 6 * drop regmap field from "struct clk_imx8ulp_sim_lpav_data", use local variable and let devres manage it * drop base field from "struct clk_imx8ulp_sim_lpav_data", use local variable and let devres manage it. * CONFIG_CLK_IMX8ULP now selects CONFIG_AUXILIARY_BUS, which is needed for devm_auxiliary_device_create(). * drop static definition of "struct regmap_config" and change to using local one in the clock driver. * link to v3: https://lore.kernel.org/lkml/20251029135229.890-1-laurentiumihalcea111@gmail.com/ Changes in v3: * rename "lpav_bus", "hifi_core", and "hifi_plat" to "bus", "core", "plat" * don't assign the "name" field of "struct clk_parent_data". Previously, we were assigning the local parent name to this field, which wouldn't have worked anyways if, for whatever reason, the fallback mechanism would kick in. * replace the whole auxiliary reset driver creation chunk by a single devm_auxiliary_device_create() call. * replace the "shift" field from "struct imx8mp_reset_map" with the usage of ffs() * shorten commit description for patch 6 * cast "id->driver_data" to "void *" instead of the previous "const struct imx8mp_reset_info *", which makes the line shorter. * open question resulting from Peng Fan's comment on V2: how to access interconnect QoS registers? do we need to model the sim_lpav as an interconnect provider as well or is it fine to have another interconnect provider that references the sim_lpav node and accesses its registers via regmap (dev_get_regmap(), specifically, NOT syscon). * link to v2: https://lore.kernel.org/lkml/20251017112025.11997-1-laurentiumihalcea111@gmail.com/ Changes in v2: * drop redundant description for "#clock-cells"/"#reset-cells" properties from binding * make "mux-controller" and "#reset-cells" properties mandatory * add "mux-controller" child to binding example node * drop the compatiblity with syscon - this was never actually needed and it was done to allow using "mmio-mux", which requires a syscon parent * modify the auxiliary reset driver to use regmap - this will allow the mux controller, clock control and reset control APIs to use the same spinlock. * rename "imx8ulp-reset-sim-lpav.h" to "fsl,imx8ulp-sim-lpav.h" * drop the "IMX8ULP_CLK_SIM_LPAV_END" macro, which doesn't belong to the binding headers * fix the values of "IMX8MP_AUDIOMIX_EARC_RESET_MASK" and "IMX8MP_AUDIOMIX_EARC_PHY_RESET_MASK", which were previously incorrect * drop redundant macros from auxiliary reset driver - replace their occurrences with their values * squash the binding-related macro additions into the binding patch * add mux-controller child node to the sim_lpav node * make the "gates" array static * link to v1: https://lore.kernel.org/lkml/20250804155407.285353-1-laurentiumihalcea111@gmail.com/ --- Laurentiu Mihalcea (5): reset: imx8mp-audiomix: Drop unneeded macros reset: imx8mp-audiomix: Switch to using regmap API reset: imx8mp-audiomix: Extend the driver usage reset: imx8mp-audiomix: Support i.MX8ULP SIM LPAV arm64: dts: imx8ulp: add sim lpav node arch/arm64/boot/dts/freescale/imx8ulp.dtsi | 17 +++ drivers/reset/reset-imx8mp-audiomix.c | 169 +++++++++++++++------ 2 files changed, 142 insertions(+), 44 deletions(-) -- 2.43.0