From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 46C2426CE2D for ; Tue, 9 Dec 2025 23:09:50 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1765321792; cv=none; b=HbYjKwzjY9BFeaMcCKOh+Tzvm0uZCv1Dc6gLrOi2hF5yshtX7W1jM3ShuCNBRoSeZ6Wh2kyVVMATA7LwU2cdTtETSJO1wP1rNUjTtoMXq3flaTYnqJKwUhSuQuUQoM1zH2eD5eqi1z3bRLRj3GUTw8dE8PI/S/+JQiNpBwzjM2k= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1765321792; c=relaxed/simple; bh=Z6rTFHHiYb1VQrnpwuwDd4bJjbnN5uIqeGkKCscPAgY=; h=From:To:Cc:Subject:Date:Message-Id:MIME-Version:Content-Type; b=qFdAr2lne2bTHXmiLrOVCtIpjSll1cbU+QAyVEat8aBENOaIj4L+864r67b9fSABXy8nXNY8oOpQBXBH9yUXcKxsyuQZXPZsyEpIwC02Ske8SiIcUaTB+y4pVlpSIIrSnrb7lIw3lOw2b3Akh6Jv2T9KgApQ/L5QziMOpXw85uI= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=kcHmPK4q; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=iJAVfFQI; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="kcHmPK4q"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="iJAVfFQI" Received: from pps.filterd (m0279863.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 5B9Mlc9r672460 for ; Tue, 9 Dec 2025 23:09:50 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:message-id :mime-version:subject:to; s=qcppdkim1; bh=A0uSh8vW9lPCtE6HyPxpqi EnW7ZnxfsJrUX3fT7dJJ0=; b=kcHmPK4qDLLHRbJKauP54fwyqSDrmHXicLSLxW uiesV8TY7tTz/ED6AqnpMX9Y6aeT6zNn5kOIXFm4BpI3qKwnE30cd5MahRHZSq78 yc69B3rVuKVZZYDFaNusjw5D79ejheVAJzA4b4AtW+azz8QG/DdOSv0f27ryBx09 wkq11Gs5BOUEvB1qaNcV/I8wzF744Jh4vKuq0+8j0ytQZZSrot3NVjKyEZJ+TZIZ yJJNzFGhENBVfHzuXcK7VSnaE8Fk5SLe1QMrFmuhuCPXK2iUXkj9uIWJlEQEZo7Q 6ogcbEiucJpauxAms9wZ3E9/AOQGHCHouUv+B3MHyJKFfk0w== Received: from mail-pg1-f200.google.com (mail-pg1-f200.google.com [209.85.215.200]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4axqqn12tn-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Tue, 09 Dec 2025 23:09:50 +0000 (GMT) Received: by mail-pg1-f200.google.com with SMTP id 41be03b00d2f7-b630753cc38so8984093a12.1 for ; Tue, 09 Dec 2025 15:09:50 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1765321790; x=1765926590; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to; bh=A0uSh8vW9lPCtE6HyPxpqiEnW7ZnxfsJrUX3fT7dJJ0=; b=iJAVfFQI2ZXMyuQ6/hwXSGNhOyZTw8MZ8FfEDb6xPsm4iRCmVl5ajAr2rpkHpqdatv Rv2ug4o2+ts61TgbQVbvu9sbULn6w0iawVDizTjrHDKbQyMghBFLgYdjhM0u3l1MqndI oUnW1Gh71Mw212nGw5e9inuTpjA88pVyGY6SCMU1FQi0/u5wYuUzxzqi1UvkumLG43e0 EbpNlXKh8flajmjTPFe0CboxtBcaapIc4hFzUFdlOByMeEZ1K6ra8jYNzqDzQXPEP+w6 3jjT+B9/6Naa0LokrxgfxalCmpExfaC2sDpSh4gNI8aE582minkYx4K6wDLk3fkuURst hiSg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1765321790; x=1765926590; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-gg:x-gm-message-state:from:to:cc:subject:date :message-id:reply-to; bh=A0uSh8vW9lPCtE6HyPxpqiEnW7ZnxfsJrUX3fT7dJJ0=; b=d/mOONTE7eXbNIYv3M7Y6PO8mOfEfBxeq1nXA+3+XnOy3xEqr0/irHDv0SeCnBzBA7 dn+owP8cKPkfcrKYUftJyDuI1Fv8jxJ6DZa9cX56fHYNZtqtP3h1bjSt8MzOi4CqsPLB 4vZUCotID/NHSYTdH5eDk95NdNTdGBwvOrj3CR269aISHNr3jEwCyD3X0m6tod2KjQz3 g33XPv6pzhTGdg+kFF89hvcngBPsAzyR1PxlS4JcVNz/MANmRKKOL4pEZh3sax0x5X7I DYcyU/SGUW85cbPFhTskWGnHMQs2CIFneNAC6l+w8mCxh4BheR53wHbvmUKlLBuJgawj Gfsg== X-Forwarded-Encrypted: i=1; AJvYcCUe1YvJ9YfBkhdMUjfipH3doxErmTWfzvsjn1ewaJa12zejoRtyh96aPkeyPYwm6iIknihqP6JiBD22fs4=@vger.kernel.org X-Gm-Message-State: AOJu0YxxWEUufC3NVJ1Yn/Wb9vPggeWYnLEYoiMFBTqZr5wsJsUl+vGv UDQ6g8DnryeT7QaW/u23kg+UjFnD9SdhGuW0iy0CiZUTTytlBKAIUXqlxdFj0vwPHG/+fyd6y5i gvAORMWK5JW8pl1ObmXlE0G0QwGrtkE808yNJ7o0kH6+zAEyK9KQUzTlaSoYPaFFqQ3s= X-Gm-Gg: ASbGncuClqe28zaVJ2YkVGd8LdWaOSg+5gJvdaLfih3q+UuxlIqcqJ0fRM0XZkVKzy/ JorfL3dP1ZQs0wCBTKmdUc7Ekjled0uuxD4x+RoIbiDVGFwl5FxFi7Hz7tBYCcL7pP9XFl1kVtv n+pnrgTiA5vzzboiqQGkQIKoBN8/hWiKqYdMI4Tc1upN6iQZoNIFNh3cd4Ql0edTA1RyvWaWd8p TZ0lFG26F/S4XxcZoqVSaBSy/gHykRHofXIjcydI0LodMuUu/v979sLL4Eh7ZsM8NIQaSX2P0GO 8YzSsXfREvY0kAsrdj51NrWVJJ6SIj8WsSWR44xvElUlks4XgQ+B3RmUn6+3eLVEtgXh4ds+GBr vduQaXwRSChjREx/jGnor3OEwRaCcapn7a5ju7F55VwfFfTgr8nXpr7/u7pNkPA== X-Received: by 2002:a05:7022:249b:b0:11a:61ef:8491 with SMTP id a92af1059eb24-11f2966a032mr319407c88.3.1765321789561; Tue, 09 Dec 2025 15:09:49 -0800 (PST) X-Google-Smtp-Source: AGHT+IHevoqM4i/BbJgQ2JaDxCHV2AGELivaEW6uZMzJ/46mUwlajEEzJf/D2ChlpBKx4eQc671KdQ== X-Received: by 2002:a05:7022:249b:b0:11a:61ef:8491 with SMTP id a92af1059eb24-11f2966a032mr319378c88.3.1765321788950; Tue, 09 Dec 2025 15:09:48 -0800 (PST) Received: from hu-wcheng-lv.qualcomm.com (Global_NAT1.qualcomm.com. [129.46.96.20]) by smtp.gmail.com with ESMTPSA id a92af1059eb24-11f283d4811sm3338933c88.11.2025.12.09.15.09.48 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 09 Dec 2025 15:09:48 -0800 (PST) From: Wesley Cheng To: krzk+dt@kernel.org, abel.vesa@linaro.org, conor+dt@kernel.org, dmitry.baryshkov@oss.qualcomm.com, vkoul@kernel.org, robh@kernel.org Cc: linux-arm-msm@vger.kernel.org, linux-phy@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Wesley Cheng Subject: [PATCH v8 0/9] Introduce Glymur USB support Date: Tue, 9 Dec 2025 15:09:36 -0800 Message-Id: <20251209-linux-next-12825-v8-0-42133596bda0@oss.qualcomm.com> X-Mailer: git-send-email 2.34.1 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" X-Change-ID: 20251208-linux-next-12825-cad8ef4a16c2 Content-Transfer-Encoding: 8bit X-Proofpoint-ORIG-GUID: ZWMoNgyM1rGH8SFAt3I5gTjL_aRlDptu X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUxMjA5MDE4MSBTYWx0ZWRfXxGbrfkLVaayI iBP5iRT/r7HnPliK1QFgHYY4G3lnurIBTkjn6Mtzro5NIYDSeYL7Nad9Q2llLNAsuXBZCR30vju sOFzwrQLJUrlwQfPWagqSiOSNSt+OhUvQsCQjXRdU7GCSVErDtqwgnFgnuaUiKdIP3bP0u0B9wk XWOnJ8l3GFhy/s57QqWhXBiO2nqdfZ2c8+SFSMF3aGOewM3EhEYP7P7Pf7Kj3EmdQxE3LifdSih KbAI/pac+Gir8MajQtsNo4O304U0ip1aGsWkdnzPJfbKCZQ0mksvrlaN4DHVgllNF1T5b7oEJfg Hh9/mw/w941VkGciXCHrjkvTC59BbWHpn9zKgjlULVeuxk+gNOnj8XZaQYtySap9UYjQXD47iL2 H4E2r1I/vu03sYrdWiHixI/SUIwqUg== X-Authority-Analysis: v=2.4 cv=A5Jh/qWG c=1 sm=1 tr=0 ts=6938ac3e cx=c_pps a=oF/VQ+ItUULfLr/lQ2/icg==:117 a=ouPCqIW2jiPt+lZRy3xVPw==:17 a=IkcTkHD0fZMA:10 a=wP3pNCr1ah4A:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=VwQbUJbxAAAA:8 a=EUspDBNiAAAA:8 a=KKvgRvfW_d-9gY9-AngA:9 a=QEXdDO2ut3YA:10 a=3WC7DwWrALyhR5TkjVHa:22 X-Proofpoint-GUID: ZWMoNgyM1rGH8SFAt3I5gTjL_aRlDptu X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.9,FMLib:17.12.100.49 definitions=2025-12-09_05,2025-12-09_03,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 impostorscore=0 spamscore=0 suspectscore=0 bulkscore=0 phishscore=0 adultscore=0 clxscore=1015 lowpriorityscore=0 priorityscore=1501 malwarescore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2510240001 definitions=main-2512090181 **Please consider this for -next This series enables the PHY level changes that are required to support the type C based controllers and the multiport controller. The typeC ports utilize a usb43dp based QMP PHY for the SSUSB path, while using the M31 eUSB2 PHY for the HSUSB path. For the multiport controller, it will utilize two QMP UNI PHYs for the SSUSB path, and two M31 eUSB2 PHYs for the HSUSB path. Signed-off-by: Wesley Cheng --- Changes in v7: - Add DP altmode tables from Abel - Updated some DP settings with new HPG settings to get the DP portion working - Link to v6: https://lore.kernel.org/r/20251024-glymur_usb-v6-0-471fa39ff857@oss.qualcomm.com Changes in v6: - Reworked the reference clock requirements for the QMP and M31 eUSB2 PHYs. In the QMP case (both UNI and combo), removed the need for the clkref entry, as TCSRCC clkref switches will handle votes on the CXO clock. For entries w/o a TCSRCC clkref switch, populate the ref entry to the CXO handle, while others (with TCSRCC entries) will the TCSRCC clkref associated to the USB core. - With the reference clock rework, dropped: phy: qualcomm: m31-eusb2: Make clkref an optional resource - Removed the need for a clkref entry in the QMP combo clocks list. Removed previous reviewed-by tag due to this change. - Split non PHY subsystem based patches into a separate submission. - Remove DP related init tables from QMP combo - Link to v5: https://lore.kernel.org/r/20251006222002.2182777-1-wesley.cheng@oss.qualcomm.com Changes in v5: - Moved phy-qcom-qmp-usb43-pcs-v8.h into USB specific QMP driver - Fixed DT bindings for clock properties for QMP combo PHY - Link to v4: https://lore.kernel.org/r/20251001220534.3166401-1-wesley.cheng@oss.qualcomm.com Changes in v4: - Updated DT bindings change for QMP combo PHY to have IF/THEN blocks to handle the newly added clkref, and fixed the commit message as well - Added a new header with v8 offsets for the PCS MISC register set, and refgen current load for the QMP combo PHY driver - RE-added the headers for the QMP combo PHY - Link to v3: https://lore.kernel.org/r/20250925022850.4133013-1-wesley.cheng@oss.qualcomm.com Changes in v3: - Fixed some incorrect patch ordering. - Alphabetized Glymur QMP settings for combo and UNI setting arrays - Link to v2: https://lore.kernel.org/r/20250925005228.4035927-1-wesley.cheng@oss.qualcomm.com Changes in v2: - Updated QMP combo PHY to properly handle the refgen-supply and to remove the primary core reference/tag - Updated QMP UNI PHY to properly handle the refgen-supply and added a separate IF/THEN block to handle the new clkref - Updated M31 eUSB2 to make clocks and clocks-name required for sm8750 and optional for Glymur - Fixed missing PCS MISC table - Added SMB2370 repeater changes - Link to v1: https://lore.kernel.org/r/20250920032108.242643-1-wesley.cheng@oss.qualcomm.com Signed-off-by: Wesley Cheng --- Abel Vesa (1): phy: qualcomm: qmp-combo: Add DP offsets and settings for Glymur platforms Wesley Cheng (8): dt-bindings: phy: qcom,sc8280xp-qmp-usb43dp-phy: Add Glymur compatible dt-bindings: phy: qcom,qmp-usb: Add Glymur USB UNI PHY compatible dt-bindings: phy: qcom-m31-eusb2: Add Glymur compatible dt-bindings: phy: qcom,snps-eusb2-repeater: Add SMB2370 compatible phy: qualcomm: eusb2-repeater: Add SMB2370 eUSB2 repeater support phy: qualcomm: qmp-usb: Add support for Glymur USB UNI PHY phy: qualcomm: Update the QMP clamp register for V6 phy: qualcomm: qmp-combo: Update QMP PHY with Glymur settings .../bindings/phy/qcom,m31-eusb2-phy.yaml | 9 +- .../phy/qcom,sc8280xp-qmp-usb3-uni-phy.yaml | 18 + .../phy/qcom,sc8280xp-qmp-usb43dp-phy.yaml | 16 + .../bindings/phy/qcom,snps-eusb2-repeater.yaml | 1 + drivers/phy/qualcomm/phy-qcom-eusb2-repeater.c | 18 + drivers/phy/qualcomm/phy-qcom-qmp-combo.c | 676 ++++++++++++++++++++- drivers/phy/qualcomm/phy-qcom-qmp-dp-phy-v8.h | 25 + .../phy/qualcomm/phy-qcom-qmp-dp-qserdes-com-v8.h | 52 ++ drivers/phy/qualcomm/phy-qcom-qmp-pcs-aon-v6.h | 12 + drivers/phy/qualcomm/phy-qcom-qmp-pcs-aon-v8.h | 17 + drivers/phy/qualcomm/phy-qcom-qmp-pcs-misc-v5.h | 12 + drivers/phy/qualcomm/phy-qcom-qmp-pcs-misc-v8.h | 12 + .../phy/qualcomm/phy-qcom-qmp-qserdes-lalb-v8.h | 639 +++++++++++++++++++ drivers/phy/qualcomm/phy-qcom-qmp-usb.c | 163 +++++ drivers/phy/qualcomm/phy-qcom-qmp-usb43-pcs-v8.h | 33 + .../qualcomm/phy-qcom-qmp-usb43-qserdes-com-v8.h | 224 +++++++ drivers/phy/qualcomm/phy-qcom-qmp.h | 2 + 17 files changed, 1918 insertions(+), 11 deletions(-) --- base-commit: 82bcd04d124a4d84580ea4a8ba6b120db5f512e7 change-id: 20251208-linux-next-12825-cad8ef4a16c2 Best regards, -- Wesley Cheng