From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-wm1-f45.google.com (mail-wm1-f45.google.com [209.85.128.45]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 0392B2C859 for ; Tue, 13 Jan 2026 16:15:12 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.45 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1768320914; cv=none; b=RchviYH2s6Ir5ufBIVYhR8p1oqH/fP4/zmk8cDyGm6OWOEXHQGtoULAGgKZxmTNkk+TLKvMsCXd+eL4fZbEOB5qTBYG0IChUiW1d3HIBgJ6vbXfsqSXKDScdnX7snGO+LfdrK6sybY0ClNbgl2l86fr7CVOVqAlmXD3Q0h44lrY= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1768320914; c=relaxed/simple; bh=TLoU5lWDyws1OeV7OXou1lN7fTwwTLr00N4mF7uK9x0=; h=From:To:Cc:Subject:Date:Message-ID:MIME-Version; b=iPdliKStAyPtGb+EPmmSvBilb6fOQQzxi2Zk6bcaBzBY7YTPlukcH7vE+GvMlz4dQEvQuM8xEm7DPLAhMuW8u1Sp9tGMYPmguMCzjn6Zuj1DpH5+TfJqWgAV+zthTktZwsjP+nP+TBJsm9/rYYllpEVz04oN/Hu1j1tBMyS6nII= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=jbwZ8dlp; arc=none smtp.client-ip=209.85.128.45 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="jbwZ8dlp" Received: by mail-wm1-f45.google.com with SMTP id 5b1f17b1804b1-47d5e021a53so57848055e9.3 for ; Tue, 13 Jan 2026 08:15:12 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1768320910; x=1768925710; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to; bh=hvtxYilHF4JVL0eXB0D64yPAf4KKBwd/NTOQX2Jue3w=; b=jbwZ8dlpO+NbW2m0Cdbp2Bd042UVS5eSflx4nVu4KNBG2fIeBqbFWQfw6+arzV2d4A 1lBFdrKuBMN2QU2ViRm+cl0eVi6S8CJzjNF/wgCfjrMR695NI2X2TQmaJ0qWlLg3AKT1 lSgP1MP3bqEgIoA4cG37+ac84/FlhP0jF7dfEOQvUhB1IXXvsT4Van9xLNfHBJa/4azL bkmkAK5iIffoKCMT5dENVv8GLFj9gqj7PTfd7FUdoPO9fIXL/e2MEk+P1ZaQJzSt93mB eVHbLbzXyMcGJl/U7BIx5Myd5/9xyp+GWZexyKy8tVr+nLKuNBbp6h4PfaS1P9lFPK2D UBSQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1768320910; x=1768925710; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-gg:x-gm-message-state:from:to:cc:subject:date :message-id:reply-to; bh=hvtxYilHF4JVL0eXB0D64yPAf4KKBwd/NTOQX2Jue3w=; b=iAEpdzro9RYngCh81UrRJ6ApA/6vHmBErEACrbUcPFioLZLzBfuHaovRg57xbypSI9 nhaZeDBEqP5UGpelns2sMIakGBm6NJ4NB+7DcZM+cZWqyN6+tCaoHds3T0Z+V6OnOnf5 2qvCFARDUwzuvjYZZpl/14y76net2ienB1y5eH1TpQHCsJfdtj1fqkNOGhwFBU1spI7v 6FdL4twHPg9mqNL/BhU1GLHjrRsXxzz+T0rBsbzX0z/zGz7ReAGbjrQpTl8ZOy8ss3eM HKNKo9GUQYhaIUOCycat/gaCthYjoJDitSGNdr2+mfWICxpk6HbQjtjI2hz6FcS6cW56 YsoQ== X-Gm-Message-State: AOJu0YwUn02Lj72QQH1+UJ9zPxK+yEMuzQde+aPXZc6/at5dg3szhQbx x9tcIB2mZC/LvFW3gfHeZzwR2oFm1hVUT/ZR0YKcyfPX0nViCPWWc8CoM/e1CA== X-Gm-Gg: AY/fxX5OCEYHkYON150VTd6O8zYP5g3iOVbpQWebeGAzNP4dZsZLyARJP3h9jacYxND vZ2WSmhYHV+G5RwjfQs4nbnHcAOGK6q2uIWi9L/uWJQzUki1OsjXDnpZ5fvmiFSL40NLOFYYV3D 5vXI4YNgntlwKNuaxevYrYBtefCbCf3bVEWhhibc7yoJ6RqWkZWhQZlVpJg7VhDRaYPDYoZ2gaB OIdzdiJXZIXQg4bmhZZweJE3SE7Uhpc4BfQGIW1x2ZgJZkSU6cR2ssNaEgEn9BAenlV6QQSrC8k ASexp2yVp93sbxc4Tm6xpikNviZ9CdpBw8sflLVyBP4zJPunpZ6iBEwEoshEhUsXe6Bdtz7PKuE +p9UfJW/a5hHtxgusnC2otfzSXJMpp3SuwfpZHCApdSmSPH5yC4ujzjfCtA1WQwEvsfqNic/q66 cHmOfpKiHOyMpUg3Rfclr9J3MwkWYVNf+SvMXb3mMivk0NO0i8AZg10SvrxeutNnZQ X-Google-Smtp-Source: AGHT+IHGnmH/TbTUHTNUygniJjnxJnceaBkBBxZYIEq6h5tXVP2zWAtGpXJekrtv9xsl6fqRHOSMxQ== X-Received: by 2002:a05:600c:4ed3:b0:477:afc5:fb02 with SMTP id 5b1f17b1804b1-47d84b34785mr281616625e9.21.1768320909407; Tue, 13 Jan 2026 08:15:09 -0800 (PST) Received: from localhost (brnt-04-b2-v4wan-170138-cust2432.vm7.cable.virginm.net. [94.175.9.129]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-47d7f418538sm415828485e9.5.2026.01.13.08.15.06 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 13 Jan 2026 08:15:06 -0800 (PST) From: Stafford Horne To: LKML Cc: Linux OpenRISC , devicetree , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Stafford Horne Subject: [PATCH v4 0/6] OpenRISC de0 nano single and multicore boards Date: Tue, 13 Jan 2026 16:11:33 +0000 Message-ID: <20260113161152.3688309-1-shorne@gmail.com> X-Mailer: git-send-email 2.51.0 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Since v3: - Switch order of gpio-mmio driver and bindings patches to patch binding first before driver. Suggested by Krzysztof. - Removed example form binding suggested by Krzysztof. - Added Reviewed-by's from Geert and Linus W. Since v2: - Fixup (replace) gpio-mmio patch to update driver compatible list and just add opencores,gpio to mmio-gpio bindings. Discussed with Geert and Linus W because the 8-bit opencores,gpio is not the same as the 32-bit broadcom chip. [1]. - Update new device trees to use proper ordering, remove debug options, remove unneeded "status" properties. Suggested by Geert. Since v1: - Use proper schema in gpio-mmio suggsted by Conor Dooley - Remove 0 clock-frequency definitions in dtsi file The patches add support for OpenRISC systems running on the De0 Nano FPGA development board. We have two SoCs which are available here: - https://github.com/olofk/de0_nano - Single core - https://github.com/stffrdhrn/de0_nano-multicore - Multicore As I work on tutorials [2] to help other get started with OpenRISC I would like to have these defconfig and devicetree definitions in the upstream kernel to avoid losing them. When I was working on resurrecting these old setup's I found a major bug in OpenRISC SMP which is fixed in this series as well. [1] https://lore.kernel.org/lkml/20251217080843.70621-1-shorne@gmail.com/ [2] https://openrisc.io/tutorials/ Stafford Horne (6): dt-bindings: gpio-mmio: Add opencores GPIO gpio: mmio: Add compatible for opencores GPIO openrisc: dts: Add de0 nano config and devicetree openrisc: Fix IPIs on simple multicore systems openrisc: dts: Split simple smp dts to dts and dtsi openrisc: dts: Add de0 nano multicore config and devicetree .../devicetree/bindings/gpio/gpio-mmio.yaml | 1 + arch/openrisc/boot/dts/de0-nano-common.dtsi | 42 +++++++++ arch/openrisc/boot/dts/de0-nano-multicore.dts | 25 +++++ arch/openrisc/boot/dts/de0-nano.dts | 54 +++++++++++ arch/openrisc/boot/dts/simple-smp.dts | 25 +++++ .../dts/{simple_smp.dts => simple-smp.dtsi} | 11 +-- arch/openrisc/configs/de0_nano_defconfig | 79 ++++++++++++++++ .../configs/de0_nano_multicore_defconfig | 92 +++++++++++++++++++ arch/openrisc/configs/simple_smp_defconfig | 2 +- arch/openrisc/include/asm/smp.h | 3 +- arch/openrisc/kernel/smp.c | 22 ++++- drivers/gpio/gpio-mmio.c | 1 + drivers/irqchip/irq-ompic.c | 15 ++- drivers/irqchip/irq-or1k-pic.c | 27 +++++- 14 files changed, 385 insertions(+), 14 deletions(-) create mode 100644 arch/openrisc/boot/dts/de0-nano-common.dtsi create mode 100644 arch/openrisc/boot/dts/de0-nano-multicore.dts create mode 100644 arch/openrisc/boot/dts/de0-nano.dts create mode 100644 arch/openrisc/boot/dts/simple-smp.dts rename arch/openrisc/boot/dts/{simple_smp.dts => simple-smp.dtsi} (90%) create mode 100644 arch/openrisc/configs/de0_nano_defconfig create mode 100644 arch/openrisc/configs/de0_nano_multicore_defconfig -- 2.51.0