From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-wm1-f53.google.com (mail-wm1-f53.google.com [209.85.128.53]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id D961827FD45 for ; Mon, 26 Jan 2026 16:22:10 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.53 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1769444532; cv=none; b=LrzyqESwA88X60YXdOCwG694pzcUFK/jIaR+fuIzE2VdrMiXh04vQ+trM8PjK9VCg1yNfp9D80JedDVyNbtXpmR8UTde1d6Xd8JAKLolA+bsDFLC3sIrsUPUrntOguwFO1YYNW/TSEm3gAVOPqGmejqNHJTFVcbz6SJRykE40TU= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1769444532; c=relaxed/simple; bh=Fd9GQuehxbj9j2DTeWqb+eSdlxbgxasHE7nVHCXXnQY=; h=From:To:Cc:Subject:Date:Message-ID:MIME-Version; b=OuMNOWqvAnEHiRbZKa9cGNiLnDvNojyE2rJ1tQFcdEeiPqWN1IsfZExsnZcy9mQ1JfTpt3hOoBpXnYPYvoCgsNtEX/RX64ugZ4i6OE8swdb0eC6sgT9s0U42P0EuK3+JER1v28NmV3Pg4Bk8tQsrQP6hZw3exvqTiVvgJn6102w= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=mQSB7+pL; arc=none smtp.client-ip=209.85.128.53 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="mQSB7+pL" Received: by mail-wm1-f53.google.com with SMTP id 5b1f17b1804b1-4801d24d91bso49324055e9.2 for ; Mon, 26 Jan 2026 08:22:10 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1769444529; x=1770049329; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to; bh=WzBUc5N1uABfKTBaSkUrbtG7cZ34SqM6HHCoVrUSUaA=; b=mQSB7+pLapbrHLvKbIt2Ny/t8+eyLDa8rDNGNk2C8bLfiJKhCiKiVP/nr3l6HM7L// oymufn2O9ryNOEE7zLdW3LHEs6kcN2FRow9RB6/8FCt6FOz42TZHYMDHsDXtV/WO0bBn qDKabJQ1tp0P8rbBJWqcFQPSzZjCdvKncwbHkcRTQ59DTynzRqlZ0qMMMgfi2Fwqh6sw xNaquAdXlB3TEBA6zJoa4fvZHaJ0lgDl4aXsTMzEsQiNmQgFvJ6f/kcLB4mCwPwMXzeE fDSeEJE+thW84+BTSf+bK7LJFK3Tgz3Wu/JZVMrbNQI7eQhmcWCzoFEo8PvHSs035mcR FB2w== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1769444529; x=1770049329; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-gg:x-gm-message-state:from:to:cc:subject:date :message-id:reply-to; bh=WzBUc5N1uABfKTBaSkUrbtG7cZ34SqM6HHCoVrUSUaA=; b=A00mmamAA2sfyicObHlK2w30lBG5//ovr2gfmjlw+3nZs/3UdISE/b958BKKNvTf17 4ZqerA4T1LJnhIQw3VsS5tyhpV55tBtyPS5AFsl3IN+GF3MKTXeKNUXfX7trCuNxrtW7 rtJuL6aChzBm/PzNkpMMDfBbVs3Tw7xIdOKj/5p8jx/xth5953qOzvV/oYxdcyELjJU0 9c6CGkRxiFTi/8CPZ5aeW9tLrAXDwg0aMsGWKPv5z25i2fc8/BZFVrHxoooAOTu71b/b A/m9Wunp5i8ixd2d3Kkbj0PjuGSS5Olb+F+LM/WYAsygVoda/ipx6VKqymT62XO6t3/Y a5hg== X-Forwarded-Encrypted: i=1; AJvYcCXASbatopTKCuf+ishl4VAZqci0yRhEDSmcC/RPHzYUag88tWF3BOzU6Tlwf5O8alDYxt4buUXGjKF12Yg=@vger.kernel.org X-Gm-Message-State: AOJu0YxB9rfnmZEiwqBX1CfbHPNA9HI9Qg0OXeW8IEzX6gpN9smjC+QC yQkvXl8NPowCCxN3V0t1QhkLasMQ6v8VICa69OLdk4BR6Pc2R1XPo+az X-Gm-Gg: AZuq6aJ+6VsSNVlUPq6rnji55A6CQpY0RCaVxctgev+rnzayDXavQVI+bxvXJKDMaay dpmYuU4bxbGxgh0Z9yeIGjskKtRcaAyIva2rGD5A7AXArEnqhxoAq3wHBgMuEsuFUslGcxQNwhe Z5DEkainunzKFsn4a6J+Zcn9nmxQ9Upumg5dETP2PLAlxzDQexnyG0z1SlGGDqLydLa9pxQJM7Y I2EhCCNmkwaCvlJj6TyOIfKTU5ydMGaEdde3lXtVz8noSsHfsBkW1mf3RMcOWNWj7WRV/euNPy/ +rpDOdCDaoWoQLNxYjHD3TQoX0Pjk9NO08z26SfXrqriTWw4IgUQACTSv6wu9R+NVPtZiHv/ulu nvzsMJBKBTzzUdnNXuOSbz4THPHgr5us5Ww+SXl1LGa4NKmuc6MuxUu/PVacMtPquNAk1blxtSk iQlEhRTOzIRa61NIwpenVdsJteKHkaQ7NQ9Wrwhg== X-Received: by 2002:a05:600c:3e1a:b0:479:1b0f:dfff with SMTP id 5b1f17b1804b1-4805ce4e55dmr88548785e9.10.1769444528753; Mon, 26 Jan 2026 08:22:08 -0800 (PST) Received: from SMW024614.wbi.nxp.com ([128.77.115.158]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-480470cf1acsm370371035e9.14.2026.01.26.08.22.07 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 26 Jan 2026 08:22:08 -0800 (PST) From: Laurentiu Mihalcea To: Philipp Zabel , Shawn Guo , Fabio Estevam , Daniel Baluta , Frank Li Cc: imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, Pengutronix Kernel Team Subject: [PATCH v7 0/4] Add support for i.MX8ULP's SIM LPAV Date: Mon, 26 Jan 2026 08:21:59 -0800 Message-ID: <20260126162203.708-1-laurentiumihalcea111@gmail.com> X-Mailer: git-send-email 2.43.0 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit From: Laurentiu Mihalcea The LPAV System Integration Module (SIM) is an IP found inside i.MX8ULP's LPAV subsystem, which offers clock gating, reset line assertion/de-assertion, and various other misc. options. This series adds support for the IP by introducing a new clock HW provider driver and by modifying i.MX8MP's AUDIOMIX block control reset driver to allow it to be used for i.MX8ULP's SIM LPAV as well. This series is a spin-off from [1]. [1]: https://lore.kernel.org/lkml/20240922174225.75948-1-laurentiumihalcea111@gmail.com/ --- Changes in v7: * drop the DTS-related patch, which was already picked up by Shawn. * link to v6: https://lore.kernel.org/lkml/20251126124218.803-1-laurentiumihalcea111@gmail.com/ Changes in v6: * store a "const struct imx8mp_reset_map" pointer instead of a "const struct imx8mp_reset_info" pointer in "struct imx8mp_audiomix_reset" * switch back to the mask-based approach * link to v5: https://lore.kernel.org/lkml/20251114133738.1762-1-laurentiumihalcea111@gmail.com/ Changes in v5: * drop patches that were already picked up by Philipp/Abel. * include the "bits.h" header. * replace mask with bit index. * link to v4: https://lore.kernel.org/lkml/20251104120301.913-1-laurentiumihalcea111@gmail.com/ Changes in v4: * shorten commit message for patch 5 * drop base from "struct imx8mp_audiomix_reset" and use local variable * imx8mp_audiomix_reset_get_regmap() now takes "struct imx8mp_audiomix_reset *" as its argument instead of a "struct device *" * use base pointer as the data argument for devm_add_action_or_reset() * shorten commit message for patch 6 * drop regmap field from "struct clk_imx8ulp_sim_lpav_data", use local variable and let devres manage it * drop base field from "struct clk_imx8ulp_sim_lpav_data", use local variable and let devres manage it. * CONFIG_CLK_IMX8ULP now selects CONFIG_AUXILIARY_BUS, which is needed for devm_auxiliary_device_create(). * drop static definition of "struct regmap_config" and change to using local one in the clock driver. * link to v3: https://lore.kernel.org/lkml/20251029135229.890-1-laurentiumihalcea111@gmail.com/ Changes in v3: * rename "lpav_bus", "hifi_core", and "hifi_plat" to "bus", "core", "plat" * don't assign the "name" field of "struct clk_parent_data". Previously, we were assigning the local parent name to this field, which wouldn't have worked anyways if, for whatever reason, the fallback mechanism would kick in. * replace the whole auxiliary reset driver creation chunk by a single devm_auxiliary_device_create() call. * replace the "shift" field from "struct imx8mp_reset_map" with the usage of ffs() * shorten commit description for patch 6 * cast "id->driver_data" to "void *" instead of the previous "const struct imx8mp_reset_info *", which makes the line shorter. * open question resulting from Peng Fan's comment on V2: how to access interconnect QoS registers? do we need to model the sim_lpav as an interconnect provider as well or is it fine to have another interconnect provider that references the sim_lpav node and accesses its registers via regmap (dev_get_regmap(), specifically, NOT syscon). * link to v2: https://lore.kernel.org/lkml/20251017112025.11997-1-laurentiumihalcea111@gmail.com/ Changes in v2: * drop redundant description for "#clock-cells"/"#reset-cells" properties from binding * make "mux-controller" and "#reset-cells" properties mandatory * add "mux-controller" child to binding example node * drop the compatiblity with syscon - this was never actually needed and it was done to allow using "mmio-mux", which requires a syscon parent * modify the auxiliary reset driver to use regmap - this will allow the mux controller, clock control and reset control APIs to use the same spinlock. * rename "imx8ulp-reset-sim-lpav.h" to "fsl,imx8ulp-sim-lpav.h" * drop the "IMX8ULP_CLK_SIM_LPAV_END" macro, which doesn't belong to the binding headers * fix the values of "IMX8MP_AUDIOMIX_EARC_RESET_MASK" and "IMX8MP_AUDIOMIX_EARC_PHY_RESET_MASK", which were previously incorrect * drop redundant macros from auxiliary reset driver - replace their occurrences with their values * squash the binding-related macro additions into the binding patch * add mux-controller child node to the sim_lpav node * make the "gates" array static * link to v1: https://lore.kernel.org/lkml/20250804155407.285353-1-laurentiumihalcea111@gmail.com/ --- Laurentiu Mihalcea (4): reset: imx8mp-audiomix: Drop unneeded macros reset: imx8mp-audiomix: Switch to using regmap API reset: imx8mp-audiomix: Extend the driver usage reset: imx8mp-audiomix: Support i.MX8ULP SIM LPAV drivers/reset/reset-imx8mp-audiomix.c | 169 +++++++++++++++++++------- 1 file changed, 125 insertions(+), 44 deletions(-) -- 2.43.0