From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-qk1-f195.google.com (mail-qk1-f195.google.com [209.85.222.195]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 345E0306B3B for ; Wed, 25 Feb 2026 23:48:33 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.222.195 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1772063314; cv=none; b=bgmBNk8xU65ZnBxvzgEUQRW/elo/POUyakmYhCk69e0TWzAzohIfulxzM48F2t5LD2Tvzmr1KfS6mjySxq63z4s4ui8E03lTJUY8ys19GDXpMJU/5xtSZ25ISKWvIBvs6+vuuPSl5Kp8awSg8W+9ZjTJLSjHThuSVSnEFvkds5U= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1772063314; c=relaxed/simple; bh=d51HuoOmpWeVvzeALE+lMavxmqBiRdAp6WylD8/LF7Q=; h=From:To:Cc:Subject:Date:Message-ID:MIME-Version:Content-Type; b=Fs+PrNKuvOHWqiWo4vX7tlkrHeg35llXIGr1Ztna6X/jZgKV7wgfHz1Lvl5SqQTgQAbkOV4Qi0eNVuwh3reaSgdyIQRhIvhZbrhXxltgm4us2N5dYfRKz5Qyys3gHWvOnYY9XEqgPRCarcriDD2R2Dp0zWqaqhU18obWU5fIF/A= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=G+3yUhA5; arc=none smtp.client-ip=209.85.222.195 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="G+3yUhA5" Received: by mail-qk1-f195.google.com with SMTP id af79cd13be357-8cbad8e6610so19541585a.0 for ; Wed, 25 Feb 2026 15:48:33 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1772063312; x=1772668112; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to; bh=+BkblkEJs+X0mWovyrEaETuHy2IBYlQP27IPZgkim9E=; b=G+3yUhA5KsQboNOLhA4F3/cxrUnOsYa4Go7oWv3BiFR/IrUFmT9IIatAU4yp2/JIG2 PIaR/pPTJIp3G8IYT4cXfXOWD9ZhSKau1S77hNgK5CVLyE25n9FEjlmhjcbXJwvLp5+X 3mX6TFnR4AECNkOhIq4p4O1tfTYjbGi7bqjocTzyEEmx8e17e9hpnJCHXkwAaM8oZ8iP 5c9t4dquWagllJKCItNA7m4Xxsx72UjRgRdr0yH8QOCozJSfFBB3jBwVAqAGfLC/8AIx 5S7jHDqE+PO/rmmgyxUZ8r9Yzi3JLCaenXgRR7X2Uf9qtXE9qRRRj4eOBtCErKbiZ1p4 zseA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1772063312; x=1772668112; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-gg:x-gm-message-state:from:to:cc:subject:date :message-id:reply-to; bh=+BkblkEJs+X0mWovyrEaETuHy2IBYlQP27IPZgkim9E=; b=gi0ISIc3BVzs2j2uEWK7xs+bONWx6Sl6UuMINcn4CH5jt8O71jPFjjsqz3t2/6Ix1B kOWFH2FdjVv2lNxD5ybpGHsqoz5y6xkE60UDYfth/HPMk27B0TsS09EbYXJmHwh/Pugt rnWbtvx2eFngw3eFyf/4MRZiekFqOt4Ki77/3aKcyG+gTaxpU+Z8XkF6x4rhrwJ6dAN1 q3t8xuQ0epwskx9TFpYFoLhLqSgO4BKQJYn1195VDlFHrq60X2UwdSNqopsyR3RENNtz hTFlK6HYQ03qi5OUhvsjRdNstUZa5Tve2wWSDEXzlYmFfZJYiciPHH4h5dob1JlWNSKf y8fA== X-Forwarded-Encrypted: i=1; AJvYcCXXidA0CfSx9IM28wcfFxxlq8mEu8Jv84pKxYH9vb8Owmg4ZrNBm9zgqy2uOUU2OUVstqsANi66MXB7cOI=@vger.kernel.org X-Gm-Message-State: AOJu0YwefIxO61ixr9wpCO26M1PY/GNaWX+rfBQjepjLvtn0o/9/m+IT xzzptrpfIV94tbCVC/9V0WNX6vwm1tuoann2VCNleDbPfC8PLl9HH8n+NFsoTwAN6M0= X-Gm-Gg: ATEYQzw4K/Ld/fjPphItDoohkqWRfMxhA0d/oIds3HGQPiC9/aE6uIF2xW6LV02Y5u8 V5v5Apl3bFxYAN4Py0Bh+suFy2JNrEr/x513D0bW70mWrvqRg45O2aHvDKEi46x0Milsi8ejbmX VL+hfWvlF0zo2TKKaveqfesSx9ChG+pKSd46YwhFBkHgp3pDHYoRPPEX7mmTMPsoyOufLAIQWd0 wHGZuvttEtX3HGwcwChCzPnRwgvAqUeqPs3V9UIeOUIJZiEbaaoTCQuUZXpXZ4SGZ1P/z8Y4yGu sUfEubZwFAZnM+dwAaaxqfBwUWddfKFJ3gkmtN4xKQTDhajmtZ8Tw4XcVPMkFrZ2HR9J8Jeh0eo JZK8GSBMT4VTSs7AdrbTWEZrY0tTRVJIyPn5dRS2ChmrcJEYOldkPbSZ2Dww7DydwNYQ6PjI3Sq JtAWAhMzlssIgcjHyDJ0vMyNDO6ipk3pU1KUoqMT8cDI8uQ8JDmeXjNdYOuBk3M5R4 X-Received: by 2002:a05:6a00:3d16:b0:823:9e5:855e with SMTP id d2e1a72fcca58-8273ba1d7cbmr73184b3a.0.1772056703193; Wed, 25 Feb 2026 13:58:23 -0800 (PST) Received: from ryzen ([2601:644:8000:56f5::8bd]) by smtp.gmail.com with ESMTPSA id d2e1a72fcca58-82739db3ab8sm229151b3a.27.2026.02.25.13.58.21 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 25 Feb 2026 13:58:22 -0800 (PST) From: Rosen Penev To: stable@vger.kernel.org Cc: Harry Wentland , Leo Li , Rodrigo Siqueira , Alex Deucher , =?UTF-8?q?Christian=20K=C3=B6nig?= , Xinhui Pan , David Airlie , Simona Vetter , Kenneth Feng , =?UTF-8?q?Timur=20Krist=C3=B3f?= , Alex Hung , Greg Kroah-Hartman , Lijo Lazar , "chr[]" , Sasha Levin , Wentao Liang , amd-gfx@lists.freedesktop.org (open list:AMD DISPLAY CORE), dri-devel@lists.freedesktop.org (open list:DRM DRIVERS), linux-kernel@vger.kernel.org (open list) Subject: [PATCH for 6.12 and 6.6 1/2] drm/amd/display: Add pixel_clock to amd_pp_display_configuration Date: Wed, 25 Feb 2026 13:58:03 -0800 Message-ID: <20260225215804.11398-1-rosenp@gmail.com> X-Mailer: git-send-email 2.53.0 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit From: Timur Kristóf commit b515dcb0dc4e85d8254f5459cfb32fce88dacbfb upstream. This commit adds the pixel_clock field to the display config struct so that power management (DPM) can use it. We currently don't have a proper bandwidth calculation on old GPUs with DCE 6-10 because dce_calcs only supports DCE 11+. So the power management (DPM) on these GPUs may need to make ad-hoc decisions for display based on the pixel clock. Also rename sym_clock to pixel_clock in dm_pp_single_disp_config to avoid confusion with other code where the sym_clock refers to the DisplayPort symbol clock. Signed-off-by: Timur Kristóf Signed-off-by: Alex Deucher --- drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_pp_smu.c | 1 + drivers/gpu/drm/amd/display/dc/clk_mgr/dce110/dce110_clk_mgr.c | 2 +- drivers/gpu/drm/amd/display/dc/dm_services_types.h | 2 +- drivers/gpu/drm/amd/include/dm_pp_interface.h | 1 + 4 files changed, 4 insertions(+), 2 deletions(-) diff --git a/drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_pp_smu.c b/drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_pp_smu.c index 848c5b4bb301..016230896d0e 100644 --- a/drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_pp_smu.c +++ b/drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_pp_smu.c @@ -97,6 +97,7 @@ bool dm_pp_apply_display_requirements( const struct dm_pp_single_disp_config *dc_cfg = &pp_display_cfg->disp_configs[i]; adev->pm.pm_display_cfg.displays[i].controller_id = dc_cfg->pipe_idx + 1; + adev->pm.pm_display_cfg.displays[i].pixel_clock = dc_cfg->pixel_clock; } amdgpu_dpm_display_configuration_change(adev, &adev->pm.pm_display_cfg); diff --git a/drivers/gpu/drm/amd/display/dc/clk_mgr/dce110/dce110_clk_mgr.c b/drivers/gpu/drm/amd/display/dc/clk_mgr/dce110/dce110_clk_mgr.c index 13cf415e38e5..d50b9440210e 100644 --- a/drivers/gpu/drm/amd/display/dc/clk_mgr/dce110/dce110_clk_mgr.c +++ b/drivers/gpu/drm/amd/display/dc/clk_mgr/dce110/dce110_clk_mgr.c @@ -164,7 +164,7 @@ void dce110_fill_display_configs( stream->link->cur_link_settings.link_rate; cfg->link_settings.link_spread = stream->link->cur_link_settings.link_spread; - cfg->sym_clock = stream->phy_pix_clk; + cfg->pixel_clock = stream->phy_pix_clk; /* Round v_refresh*/ cfg->v_refresh = stream->timing.pix_clk_100hz * 100; cfg->v_refresh /= stream->timing.h_total; diff --git a/drivers/gpu/drm/amd/display/dc/dm_services_types.h b/drivers/gpu/drm/amd/display/dc/dm_services_types.h index facf269c4326..b4eefe3ce7c7 100644 --- a/drivers/gpu/drm/amd/display/dc/dm_services_types.h +++ b/drivers/gpu/drm/amd/display/dc/dm_services_types.h @@ -127,7 +127,7 @@ struct dm_pp_single_disp_config { uint32_t src_height; uint32_t src_width; uint32_t v_refresh; - uint32_t sym_clock; /* HDMI only */ + uint32_t pixel_clock; /* Pixel clock in KHz (for HDMI only: normalized) */ struct dc_link_settings link_settings; /* DP only */ }; diff --git a/drivers/gpu/drm/amd/include/dm_pp_interface.h b/drivers/gpu/drm/amd/include/dm_pp_interface.h index acd1cef61b7c..349544504c93 100644 --- a/drivers/gpu/drm/amd/include/dm_pp_interface.h +++ b/drivers/gpu/drm/amd/include/dm_pp_interface.h @@ -65,6 +65,7 @@ struct single_display_configuration { uint32_t view_resolution_cy; enum amd_pp_display_config_type displayconfigtype; uint32_t vertical_refresh; /* for active display */ + uint32_t pixel_clock; /* Pixel clock in KHz (for HDMI only: normalized) */ }; #define MAX_NUM_DISPLAY 32 -- 2.53.0