From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-pl1-f176.google.com (mail-pl1-f176.google.com [209.85.214.176]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id A73AE346E54 for ; Fri, 27 Feb 2026 04:13:41 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.214.176 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1772165622; cv=none; b=VLJ42Gy2A8wqjiIX1x8YuF9ldt4yGzKBfpfiAXXJmdEqgd8N+BtDx/CIRA3HNYfpDECJk/DXG3wxp4D63ZN+639ZBB/6UsmiGCXTDuryEeNpns81q+htlh9ZL6oYIZQWTb5xxAtRMRHSbLYo+ESu8cKY0gbag1S60JNSiJCJbj8= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1772165622; c=relaxed/simple; bh=bQz7ExbPI8T0NaVyALSY7q2kTRK6G1lgRdq6S1Qv03E=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=gg/GGqntlsu1sJ9KSf1dw/rs+tgVjX33So39kM4490hwEHH3LMAHd7DOU3Gvgh7PwnfbvUDej/NxWwjRCMttJCTK58zU7843wtQ4azjLnJYg/HiNyZAI1eRHjh51VxRqmbtm/dPVe/6G46i2Xx5Meo2kmuHWXxGQZXqvzyCqSPk= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=morsemicro.com; spf=pass smtp.mailfrom=morsemicro.com; dkim=pass (2048-bit key) header.d=morsemicro-com.20230601.gappssmtp.com header.i=@morsemicro-com.20230601.gappssmtp.com header.b=0DxVzpKM; arc=none smtp.client-ip=209.85.214.176 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=morsemicro.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=morsemicro.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=morsemicro-com.20230601.gappssmtp.com header.i=@morsemicro-com.20230601.gappssmtp.com header.b="0DxVzpKM" Received: by mail-pl1-f176.google.com with SMTP id d9443c01a7336-2add623cb27so10429545ad.3 for ; Thu, 26 Feb 2026 20:13:41 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=morsemicro-com.20230601.gappssmtp.com; s=20230601; t=1772165621; x=1772770421; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=NQCv+ZfapTBt4PH5IW/PkLo3Lq+datV01QaG3KC/txU=; b=0DxVzpKMYZ12sIN6G4uz7MvoCiD2UPg9WiDnaM/gJVaNbQcNVrbqYTxfwmPFIVdfAC i6JFXA91KQuohNeFKuqfXHaxwz70+PUJ18n4w8jCEGLN9TVVVUfCIMrgmbL6F4BztO1k 3eWF96XRFcMhEnKNyAFPlSlk1Ge+SmasixYYuEWtdoIk0l+dbwAJb5wa6b5x8i9JL6lQ D9/XKw+MOyC3clngAbbJZTA6ukH3SnYUKdzh83edRyPt2XCpve0JIlsjbSdhlR6E0qf1 jUN8TzclE2VbdHQVn6UbjaO0yLuC4VO3IkKYnCoG4GFE5Kbgt+2iouUgnq05pXYhMSRr IRDw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1772165621; x=1772770421; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=NQCv+ZfapTBt4PH5IW/PkLo3Lq+datV01QaG3KC/txU=; b=tpxnHJMtCF9GgbOSdv4DzA13bJAG0mVI4ZVHH3CiWVGJKDySaKK7V0baN/5gYtmnGN zRIuyyWtxrpAAFJmJ1vOIZVl2ml5CRPks5yPWO1UEWkjgAjuNL1r6QbeGMpVSBQG/xoo zN0x2MMHY9bgQuJn9VQmndl0RnVTYPL0calV4cgcujTULWlZkTI64ixM/CyfP8eHp1VI rkE3Js2fasjtBH1T4Dt4apohm9OogmsucstyP/ZdlFaKeRHz1rnz7iwT2ufJU+fnMPC8 /goZJabitGwTo7lNJB3s+DD+qntJj/3P4Jog1m7EJf+nJJRMhFxWfO9nMe8be6/Mpclu yQvA== X-Forwarded-Encrypted: i=1; AJvYcCUfRTKSOayzcbc33enn0hMk3oBGljRUTCClOm+Ms9VaqXlATkGMl+0/jeG9AqSqAumNSi7YTObNuBX0Q0A=@vger.kernel.org X-Gm-Message-State: AOJu0YxWoEaP3F7JDb3IjyUgQFmJ+BPy9KN2ivIkrBXH1YqlsMAn0s5u bgEMjBp64nZzrxN5KcVr29jjbu7R2h8fdjTTKtvI0t2CJlej0QExdv5rlWDloAdnLPU= X-Gm-Gg: ATEYQzwzalvWLf4hSam6gw/0rQ82IZzKu0n2F7vdI4S7M+IK+mp/2WZoqh35m3XhPoi rwAdYPH2IZ1ewln8x2CEOQEYTKN5cXGlK8/uZPdl3Q0cATuRAQPdOv9PoeaGJiimQMclzUXtCLr +jrrLaZc0Vf3lfbxyhhRInMgvO8lPqA6JFpDMvPdjwp0+L0xp1B7EhzUO4LEd2XVqQPgm3IDg0u bPBiADCJgHTsHpcZYCqNBqtTwXCLu+CFX5uGl2tHe89XqzgnaxquJ5MyDXfUcO5eq+pu6mEdFzY QWUcMUdqPzbsN9BhpHS3Ss0EeEKDAHspzNwkSc2sBkH+ajsOd/K80LZH74ru4yEpTOzpDEPoP6Q vacCBvT32r9C34waPQ8+rzynPFQ9zDH8hDAhINzYeqNtTOBdoZH/MPGi8+sJOZ3q0dFrIK+r/n9 38FgcWETPF9OxNzfATNMIMKcDVmiwgYZ2sd9Z40zx/MS3u0XNY73bJKM1sf3I7hy+kJYAdGq6X4 vhQ0NoQVU4bVCsk6PCBBqzT4nahf9FUTepQFu0eTQ== X-Received: by 2002:a17:903:2410:b0:2a9:5b28:94c0 with SMTP id d9443c01a7336-2ae2e3cdea5mr11650215ad.27.1772165621047; Thu, 26 Feb 2026 20:13:41 -0800 (PST) Received: from mma-H9MHD44.lan (60-242-93-14.static.tpgi.com.au. [60.242.93.14]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-2adfb6ba5eesm41682865ad.68.2026.02.26.20.13.36 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 26 Feb 2026 20:13:40 -0800 (PST) From: Lachlan Hodges To: johannes@sipsolutions.net, Lachlan Hodges , Dan Callaghan , Arien Judge Cc: ayman.grais@morsemicro.com, linux-wireless@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH wireless-next 18/35] wifi: mm81x: add ps.c Date: Fri, 27 Feb 2026 15:10:28 +1100 Message-ID: <20260227041108.66508-19-lachlan.hodges@morsemicro.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260227041108.66508-1-lachlan.hodges@morsemicro.com> References: <20260227041108.66508-1-lachlan.hodges@morsemicro.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit (Patches split per file for review, see cover letter for more information) Signed-off-by: Lachlan Hodges --- drivers/net/wireless/morsemicro/mm81x/ps.c | 239 +++++++++++++++++++++ 1 file changed, 239 insertions(+) create mode 100644 drivers/net/wireless/morsemicro/mm81x/ps.c diff --git a/drivers/net/wireless/morsemicro/mm81x/ps.c b/drivers/net/wireless/morsemicro/mm81x/ps.c new file mode 100644 index 000000000000..432165697acf --- /dev/null +++ b/drivers/net/wireless/morsemicro/mm81x/ps.c @@ -0,0 +1,239 @@ +// SPDX-License-Identifier: GPL-2.0-only +/* + * Copyright (c) 2017-2026 Morse Micro + */ +#include +#include +#include +#include +#include +#include +#include +#include +#include "hif.h" +#include "debug.h" +#include "skbq.h" +#include "mac.h" +#include "bus.h" +#include "ps.h" + +#define MM81X_WAKEUP_DELAY_MS 10 + +static bool mm81x_ps_is_busy_pin_asserted(struct mm81x *mm) +{ + bool active_high = + !(mm->firmware_flags & MM81X_FW_FLAGS_BUSY_ACTIVE_LOW); + + if (!mm->ps.gpios_supported) + return false; + + return (gpiod_get_value_cansleep(mm->ps.busy_gpio) == active_high); +} + +static void mm81x_ps_set_wake_gpio(struct mm81x *mm, bool raise) +{ + if (!mm->ps.gpios_supported) + return; + + gpiod_set_value_cansleep(mm->ps.wake_gpio, raise); + + mm81x_dbg(mm, MM81X_DBG_ANY, "%s wake up pin", + (raise) ? "set" : "cleared"); +} + +static void mm81x_ps_wait_after_wake_pin_raise(struct mm81x *mm) +{ + unsigned long timeout; + + if (!mm->ps.gpios_supported) + return; + + if (mm81x_ps_is_busy_pin_asserted(mm)) + return; + + timeout = msecs_to_jiffies(MM81X_WAKEUP_DELAY_MS); + wait_for_completion_timeout(mm->ps.awake, timeout); +} + +static void mm81x_ps_wakeup(struct mm81x_ps *mps) +{ + DECLARE_COMPLETION_ONSTACK(awake); + struct mm81x *mm = container_of(mps, struct mm81x, ps); + + if (!mps->enable || !mps->suspended) + return; + + WRITE_ONCE(mps->awake, &awake); + mm81x_ps_set_wake_gpio(mm, true); + mm81x_ps_wait_after_wake_pin_raise(mm); + WRITE_ONCE(mps->awake, NULL); + + mm81x_set_bus_enable(mm, true); + mps->suspended = false; +} + +static void mm81x_ps_sleep(struct mm81x_ps *mps) +{ + struct mm81x *mm = container_of(mps, struct mm81x, ps); + + if (!mps->enable || mps->suspended) + return; + + mps->suspended = true; + mm81x_set_bus_enable(mm, false); + mm81x_ps_set_wake_gpio(mm, false); +} + +static irqreturn_t mm81x_ps_irq_handle(int irq, void *arg) +{ + struct mm81x_ps *mps = (struct mm81x_ps *)arg; + struct mm81x *mm = container_of(mps, struct mm81x, ps); + struct completion *awake = READ_ONCE(mps->awake); + + if (awake) + complete(awake); + else + queue_work(mm->chip_wq, &mps->async_wake_work); + + return IRQ_HANDLED; +} + +static void mm81x_ps_async_wake_work(struct work_struct *work) +{ + struct mm81x_ps *mps = + container_of(work, struct mm81x_ps, async_wake_work); + struct mm81x *mm = container_of(mps, struct mm81x, ps); + + if (mm81x_ps_is_busy_pin_asserted(mm)) { + mutex_lock(&mps->lock); + mm81x_ps_wakeup(mps); + mutex_unlock(&mps->lock); + } +} + +static void mm81x_ps_evaluate(struct mm81x_ps *mps) +{ + struct mm81x *mm = container_of(mps, struct mm81x, ps); + bool needs_wake = false; + unsigned long expire; + unsigned long flags_on_entry = + (mm->hif.event_flags & + ~BIT(MM81X_HIF_EVT_DATA_TRAFFIC_PAUSE_PEND)); + + if (!mps->enable) + return; + + needs_wake = (mps->wakers > 0); + needs_wake |= (flags_on_entry > 0); + needs_wake |= (mm81x_hif_get_tx_buffered_count(mm) > 0); + + if (needs_wake) { + mm81x_ps_wakeup(mps); + return; + } + + if (!mm81x_ps_is_busy_pin_asserted(mm)) { + mm81x_ps_sleep(mps); + return; + } + + expire = msecs_to_jiffies(DEFAULT_BUS_TIMEOUT_MS); + cancel_delayed_work(&mps->delayed_eval_work); + queue_delayed_work(mm->chip_wq, &mps->delayed_eval_work, expire); +} + +static void mm81x_ps_evaluate_work(struct work_struct *work) +{ + struct mm81x_ps *mps = + container_of(work, struct mm81x_ps, delayed_eval_work.work); + + if (mps->enable) { + mutex_lock(&mps->lock); + mm81x_ps_evaluate(mps); + mutex_unlock(&mps->lock); + } +} + +static int mm81x_ps_irq_init(struct mm81x *mm) +{ + int irq; + struct mm81x_ps *mps = &mm->ps; + + if (!mm->ps.gpios_supported) + return 0; + + irq = gpiod_to_irq(mm->ps.busy_gpio); + if (irq < 0) + return irq; + + return request_irq(irq, (irq_handler_t)mm81x_ps_irq_handle, + (mm->firmware_flags & + MM81X_FW_FLAGS_BUSY_ACTIVE_LOW) ? + IRQF_TRIGGER_FALLING : + IRQF_TRIGGER_RISING, + "mm81x_notify", mps); +} + +static void mm81x_ps_irq_deinit(struct mm81x *mm) +{ + struct mm81x_ps *mps = &mm->ps; + + if (mm->ps.gpios_supported) + free_irq(gpiod_to_irq(mm->ps.busy_gpio), mps); +} + +void mm81x_ps_enable(struct mm81x *mm) +{ + struct mm81x_ps *mps = &mm->ps; + + if (mps->enable) { + mutex_lock(&mps->lock); + if (mps->wakers == 0) { + WARN_ON_ONCE(1); + } else { + mps->wakers--; + mm81x_ps_evaluate(mps); + } + mutex_unlock(&mps->lock); + } +} + +void mm81x_ps_disable(struct mm81x *mm) +{ + struct mm81x_ps *mps = &mm->ps; + + if (mps->enable) { + mutex_lock(&mps->lock); + mps->wakers++; + mm81x_ps_evaluate(mps); + mutex_unlock(&mps->lock); + } +} + +int mm81x_ps_init(struct mm81x *mm) +{ + struct mm81x_ps *mps = &mm->ps; + + mps->enable = !(mm->bus_type == MM81X_BUS_TYPE_SDIO && + !mm->ps.gpios_supported); + mps->suspended = true; + mps->wakers = 1; /* we default to being on */ + mutex_init(&mps->lock); + + INIT_WORK(&mps->async_wake_work, mm81x_ps_async_wake_work); + INIT_DELAYED_WORK(&mps->delayed_eval_work, mm81x_ps_evaluate_work); + + return mm81x_ps_irq_init(mm); +} + +void mm81x_ps_finish(struct mm81x *mm) +{ + struct mm81x_ps *mps = &mm->ps; + + if (mps->enable) { + mps->enable = false; + mm81x_ps_irq_deinit(mm); + cancel_work_sync(&mps->async_wake_work); + cancel_delayed_work_sync(&mps->delayed_eval_work); + } +} -- 2.43.0