From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 50360368947 for ; Fri, 27 Feb 2026 10:51:16 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1772189478; cv=none; b=KYq0jD1oAwogAg8E7R6yi961mn9JQzz5/DQ+kXw8YKJ6J8B0w6n/ZVtiiacdTUi91uxdkNF16MMt9/MTYqCTD1ZoSCX7V04c2BLdmXZNj8rSYDhFBgfVY/jwhDj8hOPuhv5rru3mFZqk0Gcjf9kYjuCTnqv6SYhw7xgqX+yxk+A= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1772189478; c=relaxed/simple; bh=pMXLiMjaRZQzk8Ca04Br1UnE5JLjSlTR25wAaJ7Y94U=; h=From:To:Cc:Subject:Date:Message-Id:MIME-Version; b=gVPuKYY9sdzo1K7aFvZqnGlVHTfk6NeIRlA29YHlijR3FjpsgGn/4mFCy0Wo2gNJsNDJOKWFypUhk2F5Sg05s9zSDtov+kwoMOKVLIgmZBL6joarPfgVF8oLij4ZvcCS0s+lZOm+PklT1B/2b8ciTDZsNJBPKihmqDtxcE/Q8AI= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=nuPvpZCd; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=KqJDYs8a; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="nuPvpZCd"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="KqJDYs8a" Received: from pps.filterd (m0279864.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 61RA4Wqb3761563 for ; Fri, 27 Feb 2026 10:51:15 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:date:from:message-id:mime-version :subject:to; s=qcppdkim1; bh=J2NSJArG1H517xsr/epSX0RJs2NHIsXWrzs I2P1l1cQ=; b=nuPvpZCdmok4dHiadAqqT+iUrFGA7aUKnKayTSNCwezQJEhcs4e qZdrGJxTmzmGJtLSMVF++4TJ6QKDn5wGsk6VoSUOpc0i7Yc9vHoGitWBBgm32xY6 CVVIbJu4bFHMHrO7sj5vPS6aGCp7VREToRUvnL8RWtyOHQk52IgJC+ov0wwxD/be VZC9bWJHkIsgO+1BpLKV2l6AlS4LBdBDJzQlydjNfIgpJzEYNLbRc/bDrwPS7auV TCWTUY6bWy/ahFmP/roiRjvNdukioqw6Ht75vTIcJWlw0IXuIkm/F0LjZi3TsdW0 k0YESA8NP6/eKVCAYI1LKUzcF82P+xptoEQ== Received: from mail-pl1-f200.google.com (mail-pl1-f200.google.com [209.85.214.200]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4cjt7yb8dh-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Fri, 27 Feb 2026 10:51:15 +0000 (GMT) Received: by mail-pl1-f200.google.com with SMTP id d9443c01a7336-2aaf2ce5d81so22527055ad.1 for ; Fri, 27 Feb 2026 02:51:15 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1772189475; x=1772794275; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to; bh=J2NSJArG1H517xsr/epSX0RJs2NHIsXWrzsI2P1l1cQ=; b=KqJDYs8ag5Z7WEw0cPDKnjjWnKZNwqa1RWVYT93Klgw0i0NQF+P70lKDLD/rfq/1F1 4Dz18oVsBPoPkOwkX2TdJ3nY66LBW49uLUXtHxG+i5Ps95oww4AtRbFFoMBbFBreOotJ 9sNWP05H57crtdOu+LoqV1zNHKrOK0brd4YLgfx4K7qNmSoK9uI417yYce7fJ5jy9xyf ANI92pvqPm27usCQbvWeFazjzRkhT9DHYb4pCw19ZWJDOe4Ch+zF7EwPP9+4OiFJkbF8 J6fD6iDcuf5cLnpNjOfmcFSlo9Zo+RmXQ8n20JNVxKjWPjG13jBtpadjhJ2LgrAmRH83 MVIw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1772189475; x=1772794275; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-gg:x-gm-message-state:from:to:cc:subject:date :message-id:reply-to; bh=J2NSJArG1H517xsr/epSX0RJs2NHIsXWrzsI2P1l1cQ=; b=eBRQARW3udcqOiwHz52ro+aroVKRZpAcajt2hkY8Cz0SgTY386+SrT9QDABRRe39fI Wy5oyl6gIRzqWlbvgULxmD0+bY15NAxaDAQnhQcj9r9UIqQCfr1Mo2o+8i1ISn1tw06p ha+kRnDi9/fKkpDgb3qxgrC8Lv4kKFKTwFmsjxvr3YhPBNAX+3x6YyrLbBmJxmMz2sQ8 +cDryseD1KGjrZPBlugk8L2vwilC69jPkIfWhsPzxvUZI/GL3lJfzW8TL3pz9usv6uIn zzQYRYdcI5Biy8Z28yEVtYvp3vtR2/A6Ikdp0Gt8kfuoXGMiQzOLtIq5HGM5EJYS1TCT JQ6w== X-Forwarded-Encrypted: i=1; AJvYcCXvfVHxbrd6b/Uu93Vptd9WKBU3Ov9E4ohbftytvKtYzG3P68/+coa0Dzpwlf7wXdstCn40ff1uQpa+AZ4=@vger.kernel.org X-Gm-Message-State: AOJu0Yx70jyIltxhRVA045fDS5z3TmIPL3kQeRPqbCwMZlcTAOyjvwGb +isrLNW2JSxr+gcsmt+UP8vmlcL5nwc0Miv++XaRv83p17BcgnAjNo27pSoF68Zg5LEKZVHiZIP 47bR0GjDa47Clww/+EVjgRL6JEPX1vUz9kBAXdLHR5rlsx7ngfk/JXz8+v5J61mCray4= X-Gm-Gg: ATEYQzyHZe+OjJJ8LL5rUcT469O2ATvqrwh6aN97G8gXAnRjHNgRbb2/6FbzIHodlr5 n7E/grkkvuQOR7MGRBXHVgjWpwbhuUXaMzCnNcPERhrVo+WUzao5c0Vn6/Ogtk+EOOcRPXM1ubP Y0QPYSGlgs+FkExL3B7BZRxhzfqX5aWK7dCL+FmIu5fADn/6zYyahHhq5uoCl3dNfM+bq5cGj4d 1zBeYSIPC9AF6iAUiwoZvYDNbIY//f+o/6khH9m4wMAs+FwgBK04BNILPxzl6QRQYXvXNhgdxIU S+m+IbouZwrhSbKfrCVORZLlQA6xmleNK8SjYmVDLyWnkilgOK7XYq7nJddFl4KROyIaklituEb nYja2F6TfRZ8RsTxo8qUG3JY2daQcfz53k6mg1PEiW3c5IregjhGwICZ+ X-Received: by 2002:a17:902:e54c:b0:2aa:d2a7:ad2e with SMTP id d9443c01a7336-2ae2e49840emr22843625ad.36.1772189474877; Fri, 27 Feb 2026 02:51:14 -0800 (PST) X-Received: by 2002:a17:902:e54c:b0:2aa:d2a7:ad2e with SMTP id d9443c01a7336-2ae2e49840emr22843365ad.36.1772189474374; Fri, 27 Feb 2026 02:51:14 -0800 (PST) Received: from hu-mchunara-hyd.qualcomm.com ([202.46.22.19]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-2adfb757a8dsm73721885ad.40.2026.02.27.02.51.10 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 27 Feb 2026 02:51:13 -0800 (PST) From: Monish Chunara To: andersson@kernel.org, konradybcio@kernel.org, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, dmitry.baryshkov@oss.qualcomm.com, mani@kernel.org Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, sarthak.garg@oss.qualcomm.com, pradeep.pragallapati@oss.qualcomm.com, nitin.rawat@oss.qualcomm.com, Monish Chunara Subject: [PATCH 0/3] arm64: dts: qcom: monaco: Enable SDHCI storage support Date: Fri, 27 Feb 2026 16:20:52 +0530 Message-Id: <20260227105055.2364348-1-monish.chunara@oss.qualcomm.com> X-Mailer: git-send-email 2.34.1 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Proofpoint-ORIG-GUID: 2vCOyqz6TyOwiIDGJ_NmghoPLDq9hrk2 X-Authority-Analysis: v=2.4 cv=N7Mk1m9B c=1 sm=1 tr=0 ts=69a17723 cx=c_pps a=IZJwPbhc+fLeJZngyXXI0A==:117 a=fChuTYTh2wq5r3m49p7fHw==:17 a=HzLeVaNsDn8A:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=DJpcGTmdVt4CTyJn9g5Z:22 a=p0eJXinjNNGP-7GWHw8A:9 a=uG9DUKGECoFWVXl0Dc02:22 X-Proofpoint-GUID: 2vCOyqz6TyOwiIDGJ_NmghoPLDq9hrk2 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwMjI3MDA5NCBTYWx0ZWRfX/gjDZM3ZBlT7 JEoJZ+tCyAzXeLFS5nhbySNZrfgPAgqKZ6pXTIF8ygcMjZKPCIF2AlJQiJZOXGOn27fYAU6rgox RQEgqgypE41NppasO0CwP9bvT1jlqjaIIn7RjqV0BePAC4l65XjcdMjkasdRxXvjBAX1VUDPiAx jo7OjyKsqvrdCb5/Q5gv0FJ1a9X88zPqUv/Q4fwx/hLGWnknzGzvlDIQy06kKppAZAR+jR1kBDa l5mtqaGdSk5IMjcAmogeSB4eHAZP95fTVShVj58Uo+oOP0EVw1YgZbjcvrmar0J+JcCX4c35REa Az5BpzkqMp6snvXxKUc20WwC7iDmV8SBVeK4ZqbJpRRz2k6jY4jW9ZSWGJJyDI0e0zuh5gxbx2p AitBweeHm3uiMYPU2bRKEsEkzjK63Cw9cMiPajxovjHLSlFF5pNO9ZK69M6HNeEGGNnXAHO7J9u rcgsOg96tfTvX6/ygJg== X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-02-27_01,2026-02-26_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 malwarescore=0 priorityscore=1501 clxscore=1015 suspectscore=0 spamscore=0 adultscore=0 bulkscore=0 phishscore=0 impostorscore=0 lowpriorityscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2602130000 definitions=main-2602270094 This series enables SDHCI storage support for both SD Card and eMMC on the Qualcomm Monaco EVK platform. The Monaco SoC shares the SDHCI controller between SD Card and eMMC use cases. Previously, the common SoC dtsi unconditionally enabled the 'supports-cqe' property. This causes regression for SD cards, resulting in timeouts and initialization failures during the probe sequence, as the driver attempts to enable Command Queueing (CQE) logic incompatible with the SD protocol. To resolve this and enable full storage support, this series: 1. Moves the 'supports-cqe' property out of the common SoC dtsi. It is now only enabled in the specific eMMC configuration where it is supported. 2. Adds a device tree overlay to enable SD Card support (SDR/DDR modes). 3. Adds a device tree overlay to enable eMMC support. This configuration also explicitly disables the UFS controller to prevent power leakage, as the VCC regulator is shared between the UFS and eMMC rails on this platform. Validated on Qualcomm Monaco EVK with both SD Card and eMMC modules. Monish Chunara (3): arm64: dts: qcom: monaco: Move eMMC CQE support from SoC to board DT arm64: dts: qcom: monaco-evk: Enable SDHCI for SD Card via overlay arm64: dts: qcom: monaco-evk: Add SDHCI support for eMMC via overlay arch/arm64/boot/dts/qcom/Makefile | 7 ++ arch/arm64/boot/dts/qcom/monaco-evk-emmc.dtso | 46 ++++++++++++ .../boot/dts/qcom/monaco-evk-sd-card.dtso | 72 +++++++++++++++++++ arch/arm64/boot/dts/qcom/monaco.dtsi | 1 - arch/arm64/boot/dts/qcom/qcs8300-ride.dts | 1 + 5 files changed, 126 insertions(+), 1 deletion(-) create mode 100644 arch/arm64/boot/dts/qcom/monaco-evk-emmc.dtso create mode 100644 arch/arm64/boot/dts/qcom/monaco-evk-sd-card.dtso -- 2.34.1