From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-pf1-f172.google.com (mail-pf1-f172.google.com [209.85.210.172]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 29731262D0B for ; Sat, 28 Feb 2026 01:12:33 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.210.172 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1772241155; cv=none; b=lZ2sd0NOnqw232IIc5xaLXJE6F4ULGu+wRtWElHXNOK24yHyB45Lu1hR2qxve0OX2lmHBnQ5/i4Ewk2WOGprWbJxJXPKVCbg5buUysPfC1IQ4rzrEND1C8zXQZP7QLtUKDyiayWg7xGFpmnBc+Z7tOdF8k9n4nQnL6NCfVpRObI= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1772241155; c=relaxed/simple; bh=2fgpAJxAhO7eMnf/Eh+Xn8+D54I0ZQC9KZDqKhydZMc=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=XK+oEcfQVyAA0oNQ5aDar3EjGhnBLs5Kql1RaenqMW13X+27fwafL1oJnTr/hKkUpkbTul51zjjynuDfk1mNFsBTAEbzzYKbGEQbqCKCvtcHQtq7XfrGrxrw87OiqItyOiFqO7f1DRbne+2e4tSyxAXfj0NQlrB1tUVE76XbDTA= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=Lkn2NIEj; arc=none smtp.client-ip=209.85.210.172 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="Lkn2NIEj" Received: by mail-pf1-f172.google.com with SMTP id d2e1a72fcca58-82735a41985so1564152b3a.2 for ; Fri, 27 Feb 2026 17:12:33 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1772241153; x=1772845953; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=UVWvXlolIB1z5Wdh/ZWEpJ69krVbfULM/4hKT6Ylcj4=; b=Lkn2NIEjgmom/2ypClCi9VR5H5pqVuD591tbVVeCLwW0HQSlfqUk0dGUW0Q/+YxjRV YF/heraX2+JeFkFGlPCx1bClrW8kHP4D/IKoTQriDHLVs3++3A+Qen3WmZGUuWC/QnaU TTJwv8kM2pLFiYgO+3s2jRZ5+990S4nUvjQ6Dt5vIIm6Ti6XTz5Y9PIYwitckNzwAKEW qcQ3CDPt3jnLif16a2ppdyaIntXTbnb8Bs3S3v0wKhspjJfvMMtAyWFIzpt1o7KDDIwn RFkR2IR9cyO+o+rf8LHrOrEtFkJULCq0urs78a2E9mkZYl01W+xpdvJpVwHH5nbSz3c+ lSag== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1772241153; x=1772845953; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=UVWvXlolIB1z5Wdh/ZWEpJ69krVbfULM/4hKT6Ylcj4=; b=KcikseLrRwX/Tl7vP4c1IpxyYjCFK0B2ahBQImmvA1tGcXZ7BdfwXuIV3LrX2kH41p fBoUz17sAOTndV0Dla9BMFiqDDuhlgyyuN6PkXtcBLkY1pi2WeFzqzSlJOlLVbMxxwte Enm4aAubVBJiZdfq/GZgZyYLwMc0FO6Dihkk70u/M3KR3BnFOKedJ6QyJXZPaatG+Nek GNL9CwOEWprAMBywaw5tWiofLDSomuXnfTVULdsK0Lz+3WyH30KtWimCGf189wFcoTc7 IvtqIRglnOmAQPSmWGqp4Gch920Bk1qiAn2s44WSsU8ChWSFW+76BQ2raP0SJoaaI/A7 MwmA== X-Forwarded-Encrypted: i=1; AJvYcCWQzWFsDxl9Lle0cfhdgBxERb8pr76UcnFv1bPHI+bL4ch7dkQTdBy+6qkMkYRoPgdr0IY/NREGP+mNobQ=@vger.kernel.org X-Gm-Message-State: AOJu0YxcqJ2sf38X7jbd43apHyyAWxiaQHVyKpstlAFrZgHUcelnOAI0 SKUIMPUDfaglBzj1A83LYSB6Gy3spCGIeLDFxJakiqI+HqJjJhsD8fvG X-Gm-Gg: ATEYQzw+rIMv7e47aUbtW5F3/6+2C8p51LRYdvcp2mcaNmcoOUjeBlKhrXtXPCbcmmB oqLPH4uRKFJywYYbYAsXANiJ+M7hvKAqbZ6iNR39XN8X2KmXxyDlXrhvhov9XgzS053acPelxKr DiENYH2wpAqdKBDaE9+9uwEYBg3aqv2cC36T548XPdpFbZWYEn9WsrYPnypdXJwwdqlXJI4mrGG BcJlc70i4QUNzBfQT3paiE1tyIwTsur3Z51hPoJKIH+cvJuUvvdLACOuSMa8v+haVDS/bSK98dJ bZMmyX/SsvP0h5/pz5A9ZEo2wKTE+m7g2VXUrQWhviP36hoxE2sP+uq2eFOqITIkbXi2xYCfMRl vDIXUmkXbjeXs4skjrPQpZ8zq4LxIk7/q1R/VPzAUTWHC98I2Z7MJNka75HXmi6ZDmkoiW/qBK8 ZF3+kf+0lB3eouITvzwW5WOq2Fjc0IKvBZms/nzkEayg8giApi2HVgVQ== X-Received: by 2002:a05:6a20:56a3:b0:395:1200:3abd with SMTP id adf61e73a8af0-395c3b45943mr4205836637.62.1772241153329; Fri, 27 Feb 2026 17:12:33 -0800 (PST) Received: from ryzen ([2601:644:8000:56f5::8bd]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-2adfb6f46c2sm75772845ad.89.2026.02.27.17.12.31 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 27 Feb 2026 17:12:32 -0800 (PST) From: Rosen Penev To: stable@vger.kernel.org Cc: Alex Deucher , =?UTF-8?q?Christian=20K=C3=B6nig?= , "Pan, Xinhui" , David Airlie , Daniel Vetter , Harry Wentland , Leo Li , Rodrigo Siqueira , Evan Quan , Sasha Levin , Mario Limonciello , Eliav Farber , Lijo Lazar , Ma Jun , Greg Kroah-Hartman , Zhigang Luo , Srinivasan Shanmugam , Bert Karwatzki , Ray Wu , Wayne Lin , Roman Li , Hersen Wu , Wentao Liang , amd-gfx@lists.freedesktop.org (open list:RADEON and AMDGPU DRM DRIVERS), dri-devel@lists.freedesktop.org (open list:DRM DRIVERS), linux-kernel@vger.kernel.org (open list) Subject: [PATCH for 6.1 1/2] drm/amdgpu: use proper DC check in amdgpu_display_supported_domains() Date: Fri, 27 Feb 2026 17:12:12 -0800 Message-ID: <20260228011213.423524-2-rosenp@gmail.com> X-Mailer: git-send-email 2.53.0 In-Reply-To: <20260228011213.423524-1-rosenp@gmail.com> References: <20260228011213.423524-1-rosenp@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit From: Alex Deucher [ Upstream commit 96ce96f8773da4814622fd97e5226915a2c30706 ] amdgpu_device_asic_has_dc_support() just checks the asic itself. amdgpu_device_has_dc_support() is a runtime check which not only checks the asic, but also other things in the driver like whether virtual display is enabled. We want the latter here. Acked-by: Christian König Signed-off-by: Alex Deucher --- drivers/gpu/drm/amd/amdgpu/amdgpu_display.c | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) diff --git a/drivers/gpu/drm/amd/amdgpu/amdgpu_display.c b/drivers/gpu/drm/amd/amdgpu/amdgpu_display.c index cd0bccc95205..98cce09684f2 100644 --- a/drivers/gpu/drm/amd/amdgpu/amdgpu_display.c +++ b/drivers/gpu/drm/amd/amdgpu/amdgpu_display.c @@ -534,7 +534,7 @@ uint32_t amdgpu_display_supported_domains(struct amdgpu_device *adev, */ if ((bo_flags & AMDGPU_GEM_CREATE_CPU_GTT_USWC) && amdgpu_bo_support_uswc(bo_flags) && - amdgpu_device_asic_has_dc_support(adev->asic_type) && + amdgpu_device_has_dc_support(adev) && adev->mode_info.gpu_vm_support) domain |= AMDGPU_GEM_DOMAIN_GTT; #endif -- 2.53.0