From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-pl1-f169.google.com (mail-pl1-f169.google.com [209.85.214.169]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 75BDC363C69 for ; Sat, 28 Feb 2026 22:13:10 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.214.169 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1772316792; cv=none; b=DPn0Pv6sncNMSCTqN0wEeONpX4MB4/GgBGcgq8GiOWtoBRKiE5BNrqAw4mMm8WmNMUIMQwrx+D9JTaEGH4FUqKDCTt8gHpCa4rJW5BszBzsOJAWFcCFx30K5XGnyXASsn5xFJob2NA2GIqvm8VUbyaELZOTonJHPGOua5R/C0dA= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1772316792; c=relaxed/simple; bh=l/SlMpQjR5Nv6Fda2YgvqOCKjewWa+qb2DjTKMxnKz0=; h=From:To:Cc:Subject:Date:Message-Id:MIME-Version; b=sJGd9SKemALNzG2r5ULU6yhfrFuVaOg91ZKzQ93XbVuu5HhrjHx5QOVZbUS/5eEB26lWt7vz90+ugq6dj+DP3+zVqjZ6EpUUhYC6g7Z3u7Ou1y1HbVo9i1YoUtkmneXo1oEQyDP+cGW0sddlfao9++wAeojIxnqe261vkZwwRSw= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=mML01mUx; arc=none smtp.client-ip=209.85.214.169 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="mML01mUx" Received: by mail-pl1-f169.google.com with SMTP id d9443c01a7336-2aaf5d53eaaso22337605ad.0 for ; Sat, 28 Feb 2026 14:13:10 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1772316790; x=1772921590; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to; bh=b6WpdJ1Uj/mNRIGGoUCingnccNT1bUYjuIwJgJ29my4=; b=mML01mUxnwtk043nqVsAv2zm06Mx8EqjOmm0B+HTA/eGDVjf9EQT0vnt5PWVFKZcRV ml7lalUzAeMYWPNWWqZ+7FYCzLXv/wAJ+0IhbINeDb9cWTNIFgLRFiEUgie6Ll0/TWxz vP+64KzxxJRajVHX0JH9PvV8WumQEFql+6+nMVeDJpsxJqasyjJjb+8b+KkmSITq9rPH PRTUwwo+qq84wQA6gROgJow67y3LI/IiOa/x6LIHAgZg7PG4a/7yuYO9K8GW9b6GeycB +wxbIHyyyivVaYmQYNWA0nXLWywdA71m4uI4g4lxmhXmUUaRDH9BfAkwHIhIAywAt6v1 Winw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1772316790; x=1772921590; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-gg:x-gm-message-state:from:to:cc:subject:date :message-id:reply-to; bh=b6WpdJ1Uj/mNRIGGoUCingnccNT1bUYjuIwJgJ29my4=; b=gNynEOmhDag/CEA2KIZPe6vS3+kKCcvOjAHNdsMc9kz/xpnS1FOkw+l0OSWA6AXq5E LfPcmqzri0d/1wNyKsMd1auCnUEXVku4JDJnYvF59pGwVJ09hFkbgl6r9nohqeK9+Hdb rd3sBWpv8qSYZd8F1VgrXdXfJPaZgqp8GuHpKKMSZO8OHQL0iKscFPXXe8cR7vWVAvNG x3z9ECk0kJi2cuIMfu5i9exj85VbI9M0by4mcgpXGqRXASKu4rOhu7wSMjZNBAi2zfA6 j4uGyxXN2z1fp03zzTwoc2v0GAZsiRXl/TEI23NSvMDhVtEkv9zT1Iqcowb3GFbAC0la p9Rw== X-Gm-Message-State: AOJu0Yw7LRacoDna+jYDmGOT01vwE3apRNj88QVf//2tyYBuTb/7G/ov ZEOT4+H718dZNvlZR8Ga7IVXczovJAEPI/VZbDY8gactjkHfv5Blm25S X-Gm-Gg: ATEYQzyX7/CbbkEGkAJLg7mMIhtMwcfxrX+6yXmnkExp+twNUgCCuWuwTIG3te6jctG MIb3xi1wW5T+RoGdu9yHQWZVoBy7NjPl7VwgdE9cqAYgPGfyANF/h7Ef5386/s+SjAqnKDAggdR 5dslLBv3i4xVQ20of+x/VbAavgz/lTo/j/nD69A0rXIuuG1Pyd9dcnWeKe2fyRekkoqfwV+Q10c UVQhrJi/4Zrmn7M8U8SQDglTVCAStGMJt/ktQn/9+wMd8MA7bqlbvrUZg34LuwxcOlyy200/F4J 9+LDu33YJl4vivZaMYAKlMiai/91yX5WVC8pxOma9QnkxxJYhOFkVPNwJ9J7uY5U/1t78Mm95uT BzQjGKoOSrj7LC+D8GjjrQnRAMoo5Ne1em7CEoLIGHK62Ho+IMHzqNaSHyJ76ddneXYeauKIBYM EMv3HZtJ0orXNMqiyvIBCOGipiN9HE83s5pqkK X-Received: by 2002:a17:902:e88a:b0:2a9:649:6f5 with SMTP id d9443c01a7336-2ae2e3e5abcmr80828365ad.12.1772316789684; Sat, 28 Feb 2026 14:13:09 -0800 (PST) Received: from Barrys-MBP.hub ([47.72.129.29]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-2ae489c3626sm2927925ad.8.2026.02.28.14.13.03 (version=TLS1_3 cipher=TLS_CHACHA20_POLY1305_SHA256 bits=256/256); Sat, 28 Feb 2026 14:13:09 -0800 (PST) From: Barry Song <21cnbao@gmail.com> To: catalin.marinas@arm.com, m.szyprowski@samsung.com, robin.murphy@arm.com, will@kernel.org, iommu@lists.linux.dev, linux-arm-kernel@lists.infradead.org Cc: linux-kernel@vger.kernel.org, Barry Song , Leon Romanovsky , Ada Couprie Diaz , Ard Biesheuvel , Marc Zyngier , Anshuman Khandual , Ryan Roberts , Suren Baghdasaryan , Tangquan Zheng , Xueyuan Chen Subject: [PATCH v3 3/5] arm64: Provide dcache_inval_poc_nosync helper Date: Sun, 1 Mar 2026 06:12:58 +0800 Message-Id: <20260228221258.59918-1-21cnbao@gmail.com> X-Mailer: git-send-email 2.39.3 (Apple Git-146) Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit From: Barry Song dcache_inval_poc_nosync does not wait for the data cache invalidation to complete. Later, we defer the synchronization so we can wait for all SG entries together. Cc: Leon Romanovsky Cc: Catalin Marinas Cc: Will Deacon Cc: Marek Szyprowski Cc: Robin Murphy Cc: Ada Couprie Diaz Cc: Ard Biesheuvel Cc: Marc Zyngier Cc: Anshuman Khandual Cc: Ryan Roberts Cc: Suren Baghdasaryan Cc: Tangquan Zheng Tested-by: Xueyuan Chen Signed-off-by: Barry Song --- arch/arm64/include/asm/cacheflush.h | 1 + arch/arm64/mm/cache.S | 42 +++++++++++++++++++++-------- 2 files changed, 32 insertions(+), 11 deletions(-) diff --git a/arch/arm64/include/asm/cacheflush.h b/arch/arm64/include/asm/cacheflush.h index 9b6d0a62cf3d..382b4ac3734d 100644 --- a/arch/arm64/include/asm/cacheflush.h +++ b/arch/arm64/include/asm/cacheflush.h @@ -74,6 +74,7 @@ extern void icache_inval_pou(unsigned long start, unsigned long end); extern void dcache_clean_inval_poc(unsigned long start, unsigned long end); extern void dcache_inval_poc(unsigned long start, unsigned long end); extern void dcache_clean_poc(unsigned long start, unsigned long end); +extern void dcache_inval_poc_nosync(unsigned long start, unsigned long end); extern void dcache_clean_poc_nosync(unsigned long start, unsigned long end); extern void dcache_clean_pop(unsigned long start, unsigned long end); extern void dcache_clean_pou(unsigned long start, unsigned long end); diff --git a/arch/arm64/mm/cache.S b/arch/arm64/mm/cache.S index 4a7c7e03785d..ab75c050f559 100644 --- a/arch/arm64/mm/cache.S +++ b/arch/arm64/mm/cache.S @@ -132,17 +132,7 @@ alternative_else_nop_endif ret SYM_FUNC_END(dcache_clean_pou) -/* - * dcache_inval_poc(start, end) - * - * Ensure that any D-cache lines for the interval [start, end) - * are invalidated. Any partial lines at the ends of the interval are - * also cleaned to PoC to prevent data loss. - * - * - start - kernel start address of region - * - end - kernel end address of region - */ -SYM_FUNC_START(__pi_dcache_inval_poc) +.macro __dcache_inval_poc_nosync dcache_line_size x2, x3 sub x3, x2, #1 tst x1, x3 // end cache line aligned? @@ -158,11 +148,41 @@ SYM_FUNC_START(__pi_dcache_inval_poc) 3: add x0, x0, x2 cmp x0, x1 b.lo 2b +.endm + +/* + * dcache_inval_poc(start, end) + * + * Ensure that any D-cache lines for the interval [start, end) + * are invalidated. Any partial lines at the ends of the interval are + * also cleaned to PoC to prevent data loss. + * + * - start - kernel start address of region + * - end - kernel end address of region + */ +SYM_FUNC_START(__pi_dcache_inval_poc) + __dcache_inval_poc_nosync dsb sy ret SYM_FUNC_END(__pi_dcache_inval_poc) SYM_FUNC_ALIAS(dcache_inval_poc, __pi_dcache_inval_poc) +/* + * dcache_inval_poc_nosync(start, end) + * + * Issue the instructions of D-cache lines for the interval [start, end) + * for invalidation. Not necessarily cleaned to PoC till an explicit dsb + * sy is issued later + * + * - start - kernel start address of region + * - end - kernel end address of region + */ +SYM_FUNC_START(__pi_dcache_inval_poc_nosync) + __dcache_inval_poc_nosync + ret +SYM_FUNC_END(__pi_dcache_inval_poc_nosync) +SYM_FUNC_ALIAS(dcache_inval_poc_nosync, __pi_dcache_inval_poc_nosync) + /* * dcache_clean_poc(start, end) * -- 2.39.3 (Apple Git-146)