From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-wm1-f50.google.com (mail-wm1-f50.google.com [209.85.128.50]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 3F5EB3537CD for ; Tue, 3 Mar 2026 23:26:03 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.50 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1772580365; cv=none; b=DrSnJ38WWCPdgnU/R9B/KjTEZRN9AbxwnGL/5fSvmq2IbwFGeBTGuOET/5i9jIysq61B19exeKDnwkRJcpTYzmb9zrVSWhY+WAhKSJ36BvoHd0bfbKIWFlzZqvJf7EM979T/OCaZfGVPwmhyEbnweZin6aNedz2yMTCLWfj5UtM= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1772580365; c=relaxed/simple; bh=qV/0UT47G1yQzfkFgXEY+RNjtPkyqT1MQNXqMOS8wTk=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=Hp24PJB18lTHGuCw8S92NMfCdxhIetxHL+HoyhXBo7zxtF5ubQIWsFrV9MuheAjDhK+ohYdLUGuG9clt+avP7RonQZesXSQGDwk7v8qmj3FJZrl4/75RNh3f1jhdNUvwlrotxP//t9RWKjUU3u2lr6V+pt2+YfV4jwbcrTgulbA= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=CucOBrlc; arc=none smtp.client-ip=209.85.128.50 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="CucOBrlc" Received: by mail-wm1-f50.google.com with SMTP id 5b1f17b1804b1-48329eb96a7so42066355e9.3 for ; Tue, 03 Mar 2026 15:26:03 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1772580362; x=1773185162; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=NZM92izGRmi9MJGoaWiyABzFcYIy1pivLl2UdegXzXw=; b=CucOBrlcxjMnmEG1kTNBZwjt1tWavVS3Bp5fqaO0AYJ+uWRNIGp2QX1EYLfmzFBouk zagP9MD+cpzmT/nO8SoPHZA9Vne+YApkM+wSayqAKrC+nm2dhaHsOd2nleeTf9QUGkCg VJuza5nKKXqomxtuJAmeT35Uhz9NRUGiDbEddvHOy0/Mosc18HGmQdU8MKOIKZARCm4I SN6CWJbWuVoolu8G3+CC2pvNsF0BHcJvmH8M5SgSF269T4y09LD9mpYINEwNbQXOQaRy tX3nCUAvWcCre2ABlljRcE9oNdecnCN7zGnIK/zKBpwzbJH1Vj0V8o/tbTzS4uwm5aXz KHag== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1772580362; x=1773185162; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=NZM92izGRmi9MJGoaWiyABzFcYIy1pivLl2UdegXzXw=; b=Fn/EyRah866T4ttbgG1V5c+nWVAP6gV1wEfZhJhle5ycxWBfuXuUFuirQZBYboAW7u kj+dcED0g15aST5MePuFIFW/eomr/7lRP9Sm+lODrSkvndBQsQmSc94VLcUvs6avt8KE 3vh68sCm/wtBiStkFe7MFzGofF5T7ZkCMyTWRPi0CAdhAfvIhGCAwtMd1moaVybFLLhU uwbbIKzCG9O2qyoFmvaXo3+HUiqXljZOa4xtCUECh04RBnTpxPBsEQ52TXsgohoFg1XE //EDEPStH2S31xY+QKf9CkKxgLhwx7aCx9/ancslkwRqjV1ULQeWwZ4uzjX/DPZpk0T8 Rkyw== X-Forwarded-Encrypted: i=1; AJvYcCXT/fb0u4Gf0Q1fC28yk7szAKQHEJRP9im+qo07LM8HwLv5KsLALX8wIENsbp8crFC/4fSYTjYX8f9Icn0=@vger.kernel.org X-Gm-Message-State: AOJu0YwWF24ojzoS4GvqYfhjM83PiG4rUm0tABl3zK/Rx5lLdBcCAnpM IwNiXP02iKITcUlOaJezCn2xDCfe78JfM47CVPKZ84QVBmWc93HeSEd0 X-Gm-Gg: ATEYQzzqhOxRU6fwee8HjYNQLxD7p0qPCtxK9fd8RRgQmz8uFBeU9g9/GMiUy1iP4LL u9Ww+qAIaiBSbk68oHqY3iDEmuYYDYEarJM6qJHNwAokT+1N87azQAbM009qPDRW9Zr4H+lio3a fi2FVBPvqgZwPfEWeHuIX5O3c+YAJxRNNYgBvdny/6YmPLyknyxgShVWJNs9z07LkPvzP02uzDb ur9RIczw7Jo1pJJflWKQdhUZjh14BtIdUyUF3fcbaaosT+cRSAMg8W/BEPmNamU+0eoGdjlx23h E5Ecb+Z3Ng50IWu2X2cH4+tiTNMjlmm6VeCUu+PcD133c1IGCdBeINPezk/QrENABbqB0Hd2b2s u3pfbjmq5aBwlQ43yBMl0MtyS6xwLzehIMn3BjSWzan5L8Q6D284jsPqwsCwMrhx1pSg/GzBZf7 Oo+Oq8JIAbH+0r3cFjqQGcsDQ4lHkm0Ct3PpXRWXkVKsgVdWnTrA== X-Received: by 2002:a05:600c:a51:b0:483:a21:774c with SMTP id 5b1f17b1804b1-4851988990bmr608345e9.25.1772580361531; Tue, 03 Mar 2026 15:26:01 -0800 (PST) Received: from arch ([2a02:1210:2e28:2800:36a5:7f85:ccb8:1176]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-4851335648esm68036615e9.5.2026.03.03.15.26.01 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 03 Mar 2026 15:26:01 -0800 (PST) From: Gabriel Windlin To: Sudip Mukherjee , Teddy Wang , Greg Kroah-Hartman , linux-fbdev@vger.kernel.org, linux-staging@lists.linux.dev, linux-kernel@vger.kernel.org Cc: Gabriel Windlin Subject: [PATCH 8/8] staging: sm750fb: remove unused GPIO bit field and interrupt definitions Date: Wed, 4 Mar 2026 00:24:29 +0100 Message-ID: <20260303232434.1850583-8-gawindlin@gmail.com> X-Mailer: git-send-email 2.53.0 In-Reply-To: <20260303232434.1850583-1-gawindlin@gmail.com> References: <20260303232434.1850583-1-gawindlin@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit The GPIO_DATA_0..31, GPIO_DATA_DIRECTION_0..31 bit field macros, and the GPIO_INTERRUPT_SETUP and GPIO_INTERRUPT_STATUS register macros defined in ddk750_reg.h are not referenced anywhere in the driver. The register addresses GPIO_DATA and GPIO_DATA_DIRECTION are kept as they are still in use. Remove the rest to reduce dead code as noted in the TODO file. Signed-off-by: Gabriel Windlin --- drivers/staging/sm750fb/ddk750_reg.h | 96 ---------------------------- 1 file changed, 96 deletions(-) diff --git a/drivers/staging/sm750fb/ddk750_reg.h b/drivers/staging/sm750fb/ddk750_reg.h index 328254d3d7cc..d21e4a5e5ac4 100644 --- a/drivers/staging/sm750fb/ddk750_reg.h +++ b/drivers/staging/sm750fb/ddk750_reg.h @@ -215,104 +215,8 @@ #endif #define GPIO_DATA 0x010000 -#define GPIO_DATA_31 BIT(31) -#define GPIO_DATA_30 BIT(30) -#define GPIO_DATA_29 BIT(29) -#define GPIO_DATA_28 BIT(28) -#define GPIO_DATA_27 BIT(27) -#define GPIO_DATA_26 BIT(26) -#define GPIO_DATA_25 BIT(25) -#define GPIO_DATA_24 BIT(24) -#define GPIO_DATA_23 BIT(23) -#define GPIO_DATA_22 BIT(22) -#define GPIO_DATA_21 BIT(21) -#define GPIO_DATA_20 BIT(20) -#define GPIO_DATA_19 BIT(19) -#define GPIO_DATA_18 BIT(18) -#define GPIO_DATA_17 BIT(17) -#define GPIO_DATA_16 BIT(16) -#define GPIO_DATA_15 BIT(15) -#define GPIO_DATA_14 BIT(14) -#define GPIO_DATA_13 BIT(13) -#define GPIO_DATA_12 BIT(12) -#define GPIO_DATA_11 BIT(11) -#define GPIO_DATA_10 BIT(10) -#define GPIO_DATA_9 BIT(9) -#define GPIO_DATA_8 BIT(8) -#define GPIO_DATA_7 BIT(7) -#define GPIO_DATA_6 BIT(6) -#define GPIO_DATA_5 BIT(5) -#define GPIO_DATA_4 BIT(4) -#define GPIO_DATA_3 BIT(3) -#define GPIO_DATA_2 BIT(2) -#define GPIO_DATA_1 BIT(1) -#define GPIO_DATA_0 BIT(0) #define GPIO_DATA_DIRECTION 0x010004 -#define GPIO_DATA_DIRECTION_31 BIT(31) -#define GPIO_DATA_DIRECTION_30 BIT(30) -#define GPIO_DATA_DIRECTION_29 BIT(29) -#define GPIO_DATA_DIRECTION_28 BIT(28) -#define GPIO_DATA_DIRECTION_27 BIT(27) -#define GPIO_DATA_DIRECTION_26 BIT(26) -#define GPIO_DATA_DIRECTION_25 BIT(25) -#define GPIO_DATA_DIRECTION_24 BIT(24) -#define GPIO_DATA_DIRECTION_23 BIT(23) -#define GPIO_DATA_DIRECTION_22 BIT(22) -#define GPIO_DATA_DIRECTION_21 BIT(21) -#define GPIO_DATA_DIRECTION_20 BIT(20) -#define GPIO_DATA_DIRECTION_19 BIT(19) -#define GPIO_DATA_DIRECTION_18 BIT(18) -#define GPIO_DATA_DIRECTION_17 BIT(17) -#define GPIO_DATA_DIRECTION_16 BIT(16) -#define GPIO_DATA_DIRECTION_15 BIT(15) -#define GPIO_DATA_DIRECTION_14 BIT(14) -#define GPIO_DATA_DIRECTION_13 BIT(13) -#define GPIO_DATA_DIRECTION_12 BIT(12) -#define GPIO_DATA_DIRECTION_11 BIT(11) -#define GPIO_DATA_DIRECTION_10 BIT(10) -#define GPIO_DATA_DIRECTION_9 BIT(9) -#define GPIO_DATA_DIRECTION_8 BIT(8) -#define GPIO_DATA_DIRECTION_7 BIT(7) -#define GPIO_DATA_DIRECTION_6 BIT(6) -#define GPIO_DATA_DIRECTION_5 BIT(5) -#define GPIO_DATA_DIRECTION_4 BIT(4) -#define GPIO_DATA_DIRECTION_3 BIT(3) -#define GPIO_DATA_DIRECTION_2 BIT(2) -#define GPIO_DATA_DIRECTION_1 BIT(1) -#define GPIO_DATA_DIRECTION_0 BIT(0) - -#define GPIO_INTERRUPT_SETUP 0x010008 -#define GPIO_INTERRUPT_SETUP_TRIGGER_31 BIT(22) -#define GPIO_INTERRUPT_SETUP_TRIGGER_30 BIT(21) -#define GPIO_INTERRUPT_SETUP_TRIGGER_29 BIT(20) -#define GPIO_INTERRUPT_SETUP_TRIGGER_28 BIT(19) -#define GPIO_INTERRUPT_SETUP_TRIGGER_27 BIT(18) -#define GPIO_INTERRUPT_SETUP_TRIGGER_26 BIT(17) -#define GPIO_INTERRUPT_SETUP_TRIGGER_25 BIT(16) -#define GPIO_INTERRUPT_SETUP_ACTIVE_31 BIT(14) -#define GPIO_INTERRUPT_SETUP_ACTIVE_30 BIT(13) -#define GPIO_INTERRUPT_SETUP_ACTIVE_29 BIT(12) -#define GPIO_INTERRUPT_SETUP_ACTIVE_28 BIT(11) -#define GPIO_INTERRUPT_SETUP_ACTIVE_27 BIT(10) -#define GPIO_INTERRUPT_SETUP_ACTIVE_26 BIT(9) -#define GPIO_INTERRUPT_SETUP_ACTIVE_25 BIT(8) -#define GPIO_INTERRUPT_SETUP_ENABLE_31 BIT(6) -#define GPIO_INTERRUPT_SETUP_ENABLE_30 BIT(5) -#define GPIO_INTERRUPT_SETUP_ENABLE_29 BIT(4) -#define GPIO_INTERRUPT_SETUP_ENABLE_28 BIT(3) -#define GPIO_INTERRUPT_SETUP_ENABLE_27 BIT(2) -#define GPIO_INTERRUPT_SETUP_ENABLE_26 BIT(1) -#define GPIO_INTERRUPT_SETUP_ENABLE_25 BIT(0) - -#define GPIO_INTERRUPT_STATUS 0x01000C -#define GPIO_INTERRUPT_STATUS_31 BIT(22) -#define GPIO_INTERRUPT_STATUS_30 BIT(21) -#define GPIO_INTERRUPT_STATUS_29 BIT(20) -#define GPIO_INTERRUPT_STATUS_28 BIT(19) -#define GPIO_INTERRUPT_STATUS_27 BIT(18) -#define GPIO_INTERRUPT_STATUS_26 BIT(17) -#define GPIO_INTERRUPT_STATUS_25 BIT(16) #define PANEL_DISPLAY_CTRL 0x080000 #define PANEL_DISPLAY_CTRL_RESERVED_MASK 0xc0f08000 -- 2.53.0