From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-wm1-f41.google.com (mail-wm1-f41.google.com [209.85.128.41]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id D181B23BD1B for ; Wed, 4 Mar 2026 00:59:07 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.41 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1772585950; cv=none; b=DRBhG0/RiX24fGcfgVzjHCyCxQqM06j0Y5Dej0E38XMzGqK0+b9q3kxj1/Yc+8Bt1lkKEjQH4br9y01NnFCmjbGOU5o2IkEoySKFQRD5VCFOfOiNRn93juJI/P2WkKdniRiZz7KxRku8zTZ/G/Zt/nBTJEXPWYHelP/9BryQA78= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1772585950; c=relaxed/simple; bh=kqEpoeU6uwUw7UJCVSou/auM1cXuat3qxhal/UfK2Xg=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=PoPA9m+cLnJV6Q1PiL24seor4ahXCt201bDFae89dmcF6ZH8FClDAqNYOUWcAMqw+JBKHzhJ/TQGVIY37VAENd38YUYiPMa8AK7jkGIhvljYmP2Z7ITt+Iha4gjmrAnuFMPk/7sWpjfyYU129tXQh5MM+MvLlilt05WwRzjbHGk= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=PPYRtT2Q; arc=none smtp.client-ip=209.85.128.41 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="PPYRtT2Q" Received: by mail-wm1-f41.google.com with SMTP id 5b1f17b1804b1-4833115090dso64607915e9.3 for ; Tue, 03 Mar 2026 16:59:07 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1772585946; x=1773190746; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=uq+Zu8LykB2khmPRxrzoypE2Ot8bOB1NxKiqjP0T/vQ=; b=PPYRtT2QZKRz5AvxCFybOmuGOqiq1F6wCY7JFYdOSqKd3bEfyrQlO0wo/mLmugjCWp RDyK0n//vkHuq3CAvORyMzvFZHC5kROVtEpUolNhd3o9ldC9+Ro3DtW8oNEVh40pbLKe Tmhepw4St7vkaKDY5S2qr0Tyqx98bX2GO+ncZn4EIbmoiTH1B8J0N1GVDtPCHkBA4+Z1 rC8mb+mAlNWnnNPnD2DmNa+S6REtARkLluRtbht53fxBNC/jRqVR8223Lz63rP/IJ/yS pPDvZP2qMMvkLAxW8vSJCD4aM32siuzzq3o3HjWusSgbRW54D2RgcQF1LhrobWXVmPBg CSwA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1772585946; x=1773190746; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=uq+Zu8LykB2khmPRxrzoypE2Ot8bOB1NxKiqjP0T/vQ=; b=KvGfqLgfnY6tzWQiVYqb3A4lWnir2QhjTPbhu4wJgKpr2pKBNajYPO1UZ9pMA/fw9P dpGk5xHbzMhJmEjUnmYtvKNhisuaHiEiyehtUV/FtedwyMiSbK9cICvv7TC9jFZmyi53 79wrH+BUi/apjkMBzDSVF7sJbpvem63wm8D7iqhNLUpV7dE6G1Sv7A74hOr2AzqBh5xk Q0hIRqxTLxI4gSse9yQ2JjQvUyWSD1S2uiQEA8FfIFl4trdznM6avlB/dlJJs7MvTvne 2tO/majXgU6Lm3QM72un5WaVIPerEbW4yrVK2DkLD9H91wtRhvVu1ELO5JfDvFww5lsT NfHw== X-Forwarded-Encrypted: i=1; AJvYcCVLA9lSQbyGEOBMcaGVu4ZjDut6ohmlsWht0AGcE+cRUEmezySqZfFfvVGbTY/QHlUmgF1cPvcYYlNbTn8=@vger.kernel.org X-Gm-Message-State: AOJu0YzZ4mT7L/turqfCEuOqTlz1tV/Wn6qNBtpOSVd1uMKI4mKcg2Qz Ob+uTF2yuA6XRAspS4MwCzjP+s15bSI4JhIam42hzHPwigGizXGkDEjq X-Gm-Gg: ATEYQzxz1ce3ltyXVoj3OEQLfKIlwbI+eHKdiofDeLKG0UFlVvK/53/q4gNF3+MxpG6 d4US88SeM9A7JfCsq4iboVWIs9rKQN7CqfKc1xtTb8Wx3ueMpdigl00X35n9JlrmEjldMcjqhFv iHLMuoon/UBGLTZOUsaCk9uIiIVLJuBfIVbbmEqZ8TvTjQSehWbNHShgRekd2T71x3M86/viwO0 6a4GQTNJjzXoQ3OzbMWWpDK6xsHWSV4rdAu4JpVLCTnum1gUAkjd4ZZheRXuIcCAwHuH3g4KzBk j3Qaa9d2J4wK18NbsVzqEqRklst0UKcmdoMK46UC8qDST79FvBi5GILyHzllNWKMuMpQ4wcTFLP arLTxlQx+7siFsqDCJC7NW3GU5+XCErVAkF0PFMDIQ/2Gm3HgdC0STpTMcCqZ6XTxxdeyDHzYxy 9gzQNzSH0YxyxRMsEuABmVf2vymjuUeQHeuELfRAOLkAsMMUJgwrxyt1o= X-Received: by 2002:a05:600c:3f0d:b0:483:7903:c3b1 with SMTP id 5b1f17b1804b1-48519889a49mr3172975e9.20.1772585946112; Tue, 03 Mar 2026 16:59:06 -0800 (PST) Received: from Ansuel-XPS24 (93-34-88-122.ip49.fastwebnet.it. [93.34.88.122]) by smtp.googlemail.com with ESMTPSA id 5b1f17b1804b1-4851880724esm26927575e9.9.2026.03.03.16.59.05 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 03 Mar 2026 16:59:05 -0800 (PST) From: Christian Marangi To: Christian Marangi , Vinod Koul , Neil Armstrong , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Lorenzo Bianconi , linux-arm-kernel@lists.infradead.org, linux-phy@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Conor Dooley Subject: [PATCH v5 1/4] dt-bindings: soc: Add bindings for Airoha SCU Serdes lines Date: Wed, 4 Mar 2026 01:58:33 +0100 Message-ID: <20260304005843.2680-2-ansuelsmth@gmail.com> X-Mailer: git-send-email 2.51.0 In-Reply-To: <20260304005843.2680-1-ansuelsmth@gmail.com> References: <20260304005843.2680-1-ansuelsmth@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit The Airoha AN7581 SoC can configure the SCU serdes lines for multiple purpose. For example the Serdes for the USB1 port can be both used for USB 3.0 operation or for Ethernet. Or the USB2 serdes can both used for USB 3.0 operation or for PCIe. The PCIe Serdes can be both used for PCIe operation or for Ethernet. Add bindings to permit correct reference of the different ports in DT, mostly to differentiate the different supported modes internally to the drivers. Signed-off-by: Christian Marangi Acked-by: Conor Dooley --- include/dt-bindings/soc/airoha,scu-ssr.h | 11 +++++++++++ 1 file changed, 11 insertions(+) create mode 100644 include/dt-bindings/soc/airoha,scu-ssr.h diff --git a/include/dt-bindings/soc/airoha,scu-ssr.h b/include/dt-bindings/soc/airoha,scu-ssr.h new file mode 100644 index 000000000000..a14cef465dad --- /dev/null +++ b/include/dt-bindings/soc/airoha,scu-ssr.h @@ -0,0 +1,11 @@ +/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */ + +#ifndef __DT_BINDINGS_AIROHA_SCU_SSR_H +#define __DT_BINDINGS_AIROHA_SCU_SSR_H + +#define AIROHA_SCU_SERDES_PCIE1 0 +#define AIROHA_SCU_SERDES_PCIE2 1 +#define AIROHA_SCU_SERDES_USB1 0 +#define AIROHA_SCU_SERDES_USB2 1 + +#endif /* __DT_BINDINGS_AIROHA_SCU_SSR_H */ -- 2.51.0