From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-wm1-f53.google.com (mail-wm1-f53.google.com [209.85.128.53]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id E990429AAEA for ; Wed, 4 Mar 2026 00:59:08 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.53 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1772585951; cv=none; b=NfaFN1aGjM3XSLFEGmzMkZ4McRy07mWh/48btPKBYd4SurP25dO9P6psdouEEp3+s5p5ygipmfbvmwXaSMSI/eyBMl92EfB474w3a8oiqeUwv2Kkb60Pl0NgUD7egQb86X2UjQJgfK1ANT/d/bErFOHl7rUl5Cg3J6P8lXEyiKU= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1772585951; c=relaxed/simple; bh=H1e4gqaV2JetLMM4A8QT65Ya0OhayTEFoaSkzjmmcGA=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=aQ06BsxsntxWJ0ynD6XxzBVxgmIj4EYoXIBk+Jx8l2m5VByaNY6kBr2ibpo+Pd3XQ5LKQhMVr5Jyk1NJsA1UCtNkEZDUe2pQyBcd6rv/f7GPEbNfklJVz/E1Q92HzpzD3rkQyUJjFPJT9QFw18RwpBbpTdGfhVyT5z/63H0SYlc= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=BoYgXmPF; arc=none smtp.client-ip=209.85.128.53 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="BoYgXmPF" Received: by mail-wm1-f53.google.com with SMTP id 5b1f17b1804b1-48379a42f76so51674105e9.0 for ; Tue, 03 Mar 2026 16:59:08 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1772585947; x=1773190747; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=h38h80KHifUI84SS+z6wlkgcplrzkREaoXBLQFpmips=; b=BoYgXmPFk9j2BfsnKHSRS4XRZPNecRMh9W3jm1wX7cAtxfi24SjRIa2v2sTVGk/vkj LfgE6mFUmWtLxlF76Kkyq9fZjtaM+5/NTA2UC0Prq0dS5AkXqhP2s5VO7PDa8hSUqMuz nklQHQySoVQGQmyAmUDhSCnX+b3vAlh36JJ5O5b9ChLMTpVIUQivbpP+GqN7yu+uip3W fxBHx3E8zgQfqkkVjMznSOJQ+JHNMkwgmshAADrqlWkInDwp622m7ovIRUqhp/gbcZJ8 04a6PYSMhYCrPVTnykw9PUGtMoqX0Z3WRtUNOynn8eJzasvDiCIGnKg407yTia6lSSmU LWcA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1772585947; x=1773190747; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=h38h80KHifUI84SS+z6wlkgcplrzkREaoXBLQFpmips=; b=HU3TCJTH4My6cQchpq7YVUaGzTg4d0rwcbPdHeI0UT0mdM/LJpz5fAMN4R/Ss31QbW 0KbAhdaAspcKZIDaUgu+TowyeLoi1eI+sF9lVUn3LTweDukt1rUertC2hrDMOjoateDX 9eUzNNtPmedDPcK0dflMzbbHOIXiVdRQFdfozCsjlh2ttXNdXXZ7DpvhH8vh5fOvnIfK 6GzH25M4Gc8ehFaw/6t2CSnfyNyhlMpfURKZg5RxpA8SWKCQhqIDs27H0Ahcx2A6e9rT ZN5TwZ9SgWYIHimXTgBOawSQk0m7PSM8ubiKThIdIdV1xGj3qxmvX5I+lSJh8gfjT/FY Hf+A== X-Forwarded-Encrypted: i=1; AJvYcCWk0kZmgJpsJJ8NWWHeay9DkGUY2pk/WaQlKbpnkSzowul0Laai+K1NINz/FFq1+TiHOFnh5ebKixHOPzQ=@vger.kernel.org X-Gm-Message-State: AOJu0YwLH1xo233BsaW4zJnr6/+2bGT0yXbVtqcbCEbE6UFYzOMmRAI2 nomBUv2epiKfeYvWcfkodEtZhfEkSOWHQDuYjEzxqNhIvJNx5H9StRcZ X-Gm-Gg: ATEYQzzjEYr1Okq/1t070QuPtjeKut+GHA2xcL6drv7WAlDrIgGNkrcsYhSJUcYWnKF heYY07i84nGqj5/4CfQ54cUEHA0Pk1KN9jMxzAKY7QbfVuVeRmaDlQQFJQ3bUpHbE87pjOocJtG GHz4a9Aj26fwlVFiOtlvSUJPhl+92+PAnRPbZNeQcJwsexHmIs135slEht5/Lw295IrBG+Yf3D7 7Q7njbQ9tdcdjKjEmQD+K1tyO8lcw+Yl8uGL+zrUmBc77yIxCiM+B2ZQjfVbIMdnWS0F+WJI+7V 8rPQrzWAUrTd2r6NXxmfdWZzD/Gzzh65sJufyyxuv2iIqeSgcP3DtLBxIazIYF5ZIcIJSQ7yA5+ 11u9/TnL/3NjrUjn/fBXm8JL9N2toHwfm8l56xu7QPSNM85F6Tnf1GtOOZaiap5lQvSnpPEEP8l N+gUwFnu+Zo2g/ECjS227Tgp5nqREjgI+mr/cJNTNP9y0im5t4Qp7YL8w= X-Received: by 2002:a05:600c:4e51:b0:483:7783:5373 with SMTP id 5b1f17b1804b1-4851988ce8fmr3051295e9.23.1772585947161; Tue, 03 Mar 2026 16:59:07 -0800 (PST) Received: from Ansuel-XPS24 (93-34-88-122.ip49.fastwebnet.it. [93.34.88.122]) by smtp.googlemail.com with ESMTPSA id 5b1f17b1804b1-4851880724esm26927575e9.9.2026.03.03.16.59.06 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 03 Mar 2026 16:59:06 -0800 (PST) From: Christian Marangi To: Christian Marangi , Vinod Koul , Neil Armstrong , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Lorenzo Bianconi , linux-arm-kernel@lists.infradead.org, linux-phy@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Conor Dooley Subject: [PATCH v5 2/4] dt-bindings: phy: Add documentation for Airoha AN7581 USB PHY Date: Wed, 4 Mar 2026 01:58:34 +0100 Message-ID: <20260304005843.2680-3-ansuelsmth@gmail.com> X-Mailer: git-send-email 2.51.0 In-Reply-To: <20260304005843.2680-1-ansuelsmth@gmail.com> References: <20260304005843.2680-1-ansuelsmth@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Add documentation for Airoha AN7581 USB PHY that describe the USB PHY for the USB controller. Airoha AN7581 SoC support a maximum of 2 USB port. The USB 2.0 mode is always supported. The USB 3.0 mode is optional and depends on the Serdes mode currently configured on the system for the relevant USB port. To correctly calibrate, the USB 2.0 port require correct value in "airoha,usb2-monitor-clk-sel" property. Both the 2 USB 2.0 port permit selecting one of the 4 monitor clock for calibration (internal clock not exposed to the system) but each port have only one of the 4 actually connected in HW hence the correct value needs to be specified in DT based on board and the physical port. Normally it's monitor clock 1 for USB1 and monitor clock 2 for USB2. To correctly setup the Serdes mode attached to the USB 3.0 mode, the "airoha,usb3-serdes" property is required. This can be either AIROHA_SCU_SERDES_USB1 or AIROHA_SCU_SERDES_USB2 and is used to identify what modes support the PHY and what register to use to setup the requested mode. The first USB port on the SoC can be both used for USB 3.0 operation or Ethernet (HSGMII). The second USB port on the SoC can be both used for USB 3.0 operation or for an additional PCIe line. Signed-off-by: Christian Marangi Reviewed-by: Conor Dooley --- .../bindings/phy/airoha,an7581-usb-phy.yaml | 71 +++++++++++++++++++ MAINTAINERS | 6 ++ 2 files changed, 77 insertions(+) create mode 100644 Documentation/devicetree/bindings/phy/airoha,an7581-usb-phy.yaml diff --git a/Documentation/devicetree/bindings/phy/airoha,an7581-usb-phy.yaml b/Documentation/devicetree/bindings/phy/airoha,an7581-usb-phy.yaml new file mode 100644 index 000000000000..ec467fb7f971 --- /dev/null +++ b/Documentation/devicetree/bindings/phy/airoha,an7581-usb-phy.yaml @@ -0,0 +1,71 @@ +# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/phy/airoha,an7581-usb-phy.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Airoha AN7581 SoC USB PHY + +maintainers: + - Christian Marangi + +description: > + The Airoha AN7581 SoC USB PHY describes the USB PHY for the USB controller. + + Airoha AN7581 SoC support a maximum of 2 USB port. The USB 2.0 mode is + always supported. The USB 3.0 mode is optional and depends on the Serdes + mode currently configured on the system for the relevant USB port. + + The first USB port on the SoC can be both used for USB 3.0 operation or + Ethernet (HSGMII). + The second USB port on the SoC can be both used for USB 3.0 operation or + for an additional PCIe line. + +properties: + compatible: + const: airoha,an7581-usb-phy + + reg: + maxItems: 1 + + airoha,usb2-monitor-clk-sel: + description: Describe what oscillator across the available 4 + should be selected for USB 2.0 Slew Rate calibration. + $ref: /schemas/types.yaml#/definitions/uint32 + enum: [0, 1, 2, 3] + + airoha,usb3-serdes: + description: Describe what Serdes line is attached to the USB 3.0 port. + Can be either AIROHA_SCU_SERDES_USB1 or AIROHA_SCU_SERDES_USB2 as + defined in dt-bindings/soc/airoha,scu-ssr.h + $ref: /schemas/types.yaml#/definitions/uint32 + enum: [0, 1] + + '#phy-cells': + description: The cell contains the mode, PHY_TYPE_USB2 or PHY_TYPE_USB3, + as defined in dt-bindings/phy/phy.h. + const: 1 + +required: + - compatible + - reg + - airoha,usb2-monitor-clk-sel + - airoha,usb3-serdes + - '#phy-cells' + +additionalProperties: false + +examples: + - | + #include + + phy@1fac0000 { + compatible = "airoha,an7581-usb-phy"; + reg = <0x1fac0000 0x10000>; + + airoha,usb2-monitor-clk-sel = <1>; + airoha,usb3-serdes = ; + + #phy-cells = <1>; + }; + diff --git a/MAINTAINERS b/MAINTAINERS index 364f0bec8748..d75f59118a9a 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -779,6 +779,12 @@ S: Maintained F: Documentation/devicetree/bindings/spi/airoha,en7581-snand.yaml F: drivers/spi/spi-airoha-snfi.c +AIROHA USB PHY DRIVER +M: Christian Marangi +L: linux-arm-kernel@lists.infradead.org (moderated for non-subscribers) +S: Maintained +F: Documentation/devicetree/bindings/phy/airoha,an7581-usb-phy.yaml + AIRSPY MEDIA DRIVER L: linux-media@vger.kernel.org S: Orphan -- 2.51.0