From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from fout-a7-smtp.messagingengine.com (fout-a7-smtp.messagingengine.com [103.168.172.150]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 9568A39C014; Fri, 20 Mar 2026 12:19:26 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=103.168.172.150 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1774009168; cv=none; b=finyZ2yop1i9XP8yK8lPc4ghjylkqeiivBHN5sZeWAMwPUjhtcEflPsjYJQ1/TxHE9EMgIWoDBXZt8nAFTxu27T1V8++P+JZLDOQ1n6ZhCTdMZ166A9CnHkER7k9ffkbOaUHV1fvK0hMgrZ3w7KEmYwKPKtO1d0llaexZsWTJm0= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1774009168; c=relaxed/simple; bh=MTWl4bDgAIUtz3NldFB1g3mSEwQiOdsAv2Qqm6VUnys=; h=Date:From:To:Cc:Subject:Message-ID:References:MIME-Version: Content-Type:Content-Disposition:In-Reply-To; b=RJpwaDIupSQXcMD4nrbM+MkQHrq5wKzidrHTyJE6VUXdWpXuXz+npAO1JiiL/kz7jZZo5XOQYx0muDlsA/yx9v94OFUpxtckCV21wKG6Q1566rK1Q0BktUivw2ePuE2mp6jNDhjO8qDg2NtWCpOVbo08bWCGqZXCsjwUzP2wpBM= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=jannau.net; spf=pass smtp.mailfrom=jannau.net; dkim=pass (2048-bit key) header.d=jannau.net header.i=@jannau.net header.b=I4uCp/nJ; dkim=pass (2048-bit key) header.d=messagingengine.com header.i=@messagingengine.com header.b=AmVZitQ2; arc=none smtp.client-ip=103.168.172.150 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=jannau.net Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=jannau.net Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=jannau.net header.i=@jannau.net header.b="I4uCp/nJ"; dkim=pass (2048-bit key) header.d=messagingengine.com header.i=@messagingengine.com header.b="AmVZitQ2" Received: from phl-compute-05.internal (phl-compute-05.internal [10.202.2.45]) by mailfout.phl.internal (Postfix) with ESMTP id B105DEC00EB; Fri, 20 Mar 2026 08:19:25 -0400 (EDT) Received: from phl-frontend-04 ([10.202.2.163]) by phl-compute-05.internal (MEProxy); Fri, 20 Mar 2026 08:19:25 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=jannau.net; h=cc :cc:content-type:content-type:date:date:from:from:in-reply-to :in-reply-to:message-id:mime-version:references:reply-to:subject :subject:to:to; s=fm3; t=1774009165; x=1774095565; bh=AM4XQ1gi0a qqWZVZWPbf2i8SgaoTIJ7v+bCl2iTaKq0=; b=I4uCp/nJz9JgLyyrCSytgZEGud 98er5DBX0BOgFn5aicOB5mTPZ1ejUJ6HWxocvlRyUCsYRTf+sAzOHxcz5nkPbcjq BwnOb+tM29ZhmQ0AIWyTFDUjzkCqrDWKg3zwDGwa3qR3BBL437yCnhXOj+m4H4p1 Zdo1b/B9wGrOn0iH6Ke8K5Y6p3cba7HAS8pbRjVA393xN7nnBMZBF3nKANjs2Ni/ 9H7ISgGlTRrVGoLr6qG8pZ0cMHfB7AxUJq2N8XH6pF/jTS/z/y6lE57r4Z0WcXyG MjMvpAqNx8J08BGrvZqGuEvcTDJEq2OP7vvIoZ0Oy3ipt9md9RyuiZb6Iivg== DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d= messagingengine.com; h=cc:cc:content-type:content-type:date:date :feedback-id:feedback-id:from:from:in-reply-to:in-reply-to :message-id:mime-version:references:reply-to:subject:subject:to :to:x-me-proxy:x-me-sender:x-me-sender:x-sasl-enc; s=fm1; t= 1774009165; x=1774095565; bh=AM4XQ1gi0aqqWZVZWPbf2i8SgaoTIJ7v+bC l2iTaKq0=; b=AmVZitQ24SFBerKmkwh30HTfAgNPbiUQQuLG9O83ZIdb4P4eJ2u 8Ief7TyCPrd8OuabEs0h//kAWy2UAJvcYr5wqsc5/wcmE6yQDn11VC/Xl+q14C2C sXarNSFiICxvxgHGFxnSPAOzCD/iwXLaqXtTKzLHKyTNIsCxEBXfUU2aAGWmqY8i 2viBZkwBeO7cdsAQGKKp7h5EWvKA9+f6+ZAbT8C3VW1RgkPzdfO3/Vgw/2tR3CkL wTnz1R2w+qK27/qxOOfbSknvquceyLQLLwEnEeFkNPX9kqVKFyJjiAkiZWhiShDQ qBkh4K2iOwktOdCqhbYWS+bmFVnsZaG/ghg== X-ME-Sender: X-ME-Received: X-ME-Proxy-Cause: gggruggvucftvghtrhhoucdtuddrgeefgedrtddtgdeftdelkeekucetufdoteggodetrf dotffvucfrrhhofhhilhgvmecuhfgrshhtofgrihhlpdfurfetoffkrfgpnffqhgenuceu rghilhhouhhtmecufedttdenucesvcftvggtihhpihgvnhhtshculddquddttddmnecujf gurhepfffhvfevuffkfhggtggujgesthdtredttddtjeenucfhrhhomheplfgrnhhnvgcu ifhruhhnrghuuceojhesjhgrnhhnrghurdhnvghtqeenucggtffrrghtthgvrhhnpefgvd ffveelgedujeeffeehheekheelheefgfejffeftedugeethfeuudefheefteenucevlhhu shhtvghrufhiiigvpedtnecurfgrrhgrmhepmhgrihhlfhhrohhmpehjsehjrghnnhgruh drnhgvthdpnhgspghrtghpthhtohepuddtpdhmohguvgepshhmthhpohhuthdprhgtphht thhopehkrhiikheskhgvrhhnvghlrdhorhhgpdhrtghpthhtohepshhvvghnsehkvghrnh gvlhdrohhrghdprhgtphhtthhopehnvggrlhesghhomhhprgdruggvvhdprhgtphhtthho pehrohgshheskhgvrhhnvghlrdhorhhgpdhrtghpthhtohepkhhriihkodgutheskhgvrh hnvghlrdhorhhgpdhrtghpthhtoheptghonhhorhdoughtsehkvghrnhgvlhdrohhrghdp rhgtphhtthhopegrshgrhhhisehlihhsthhsrdhlihhnuhigrdguvghvpdhrtghpthhtoh eplhhinhhugidqrghrmhdqkhgvrhhnvghlsehlihhsthhsrdhinhhfrhgruggvrggurdho rhhgpdhrtghpthhtohepuggvvhhitggvthhrvggvsehvghgvrhdrkhgvrhhnvghlrdhorh hg X-ME-Proxy: Feedback-ID: i47b949f6:Fastmail Received: by mail.messagingengine.com (Postfix) with ESMTPA; Fri, 20 Mar 2026 08:19:24 -0400 (EDT) Date: Fri, 20 Mar 2026 13:19:23 +0100 From: Janne Grunau To: Krzysztof Kozlowski Cc: Sven Peter , Neal Gompa , Rob Herring , Krzysztof Kozlowski , Conor Dooley , asahi@lists.linux.dev, linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Subject: Re: [PATCH] dt-bindings: arm: apple: Add M3 (t8112 and t603x) devices Message-ID: <20260320121923.GA355325@robin.jannau.net> References: <20260319-apple-m3-devices-dt-binding-v1-1-12052e195d6f@jannau.net> <21f2e3a2-ae8b-4997-a3c4-bb77663c04e8@kernel.org> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset=utf-8 Content-Disposition: inline In-Reply-To: <21f2e3a2-ae8b-4997-a3c4-bb77663c04e8@kernel.org> On Thu, Mar 19, 2026 at 09:11:52PM +0100, Krzysztof Kozlowski wrote: > On 19/03/2026 15:57, Janne Grunau wrote: > > The Apple M3 based devices follow the pattern of their M1 and M2 > > predecessors. One notable difference is that the M3 Max SoC has two > > variants: t6031 and t6034. > > t6034 has 14 CPU cores, 30 GPU cores and a combined 384-bit LPPDR5 > > memory bus while t6031 comes with 16 CPU cores, 40 GPU cores and a > > 512-bit wide LPPDR5 interface. These are the only apparent > > differences between those two SoCs. > > There is no user of this in this patchset and your commit msg or > changelog must explain that. We don't take bindings without users. I have a series adding M3 device trees for these devices. I misremembered your feedback from the M2 Pro/Max/Utra submission and was planning to send dt-binding updates and the device trees using them separately. I'll send them as single series instead. Janne