From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 2F55CE571 for ; Fri, 27 Mar 2026 00:14:35 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1774570477; cv=none; b=tuomdCdkk6QK8fORfQWvCqHuJoI1ZWhzUfbkNR0ROvsZ/Lr1iORCF3xdp3wUIojGkcfGV6+jmS7ukzn2jtumAwo2hawTae/Yh/DPSCav1pO8TE1uRZF4PTXjGOqC7M6wfZFDIEKyGoN3tm/jjeJrUyg1DlhpDGAlQsCotr/Tt8I= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1774570477; c=relaxed/simple; bh=obyboWBP3UrpDRtKN/55V2OMReShR93eEU0GfYkS7mo=; h=From:Subject:Date:Message-Id:MIME-Version:Content-Type:To:Cc; b=QL6MgCL0KU107qm2ssxu9vJVhbGG+ivCHg2PLfhoy+8CeTGHK/UTeGDRazH3EptkGYZqDqs4hvH8zRIgPYOMeA933d1il5Lt079nqwlZYoZkPi5P9DW66PU6c/FVSbwc26BDST3lEjfUsa8tuF+mNN++saoti2U54eSnyD450PE= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=mtynslot; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=InbzlWlh; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="mtynslot"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="InbzlWlh" Received: from pps.filterd (m0279871.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 62QF9fjb3898189 for ; Fri, 27 Mar 2026 00:14:34 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:message-id :mime-version:subject:to; s=qcppdkim1; bh=86oPhv+gqLMAa0j+cJ2jUB 7qTPKEeQ/+LJnNAbKDKb0=; b=mtynslotJpTOczkxLElMzs1iWs/b2oJTH/8PAa dQqglelng4O/8WaDqruaiqyDV8kLGKhEwZHoILM67aWsylYgSsrAG1Cjq3L573XJ gR3Mi9HupXLv4cp2uXb8LhFY6LDep2s5xgGP5XH/N2Y8XbcCFYanjjH6dTu6jGEx oqVtPBYuhQibJ+ttE7KAKItGoWwfAR/+9EArMkHKgQ4yl6TwNgKSeHe569JYP2AM phTWaaRVUt/UblVzuW/w5WSiGtQ6ICHh0BDCSePvSxS4wHQuo8TZsOFHeKrGa4Ia ePX9xRO7wrBMFV7/jk54AwLhX3wZrXCNWdGPxUVpF5m6O+UA== Received: from mail-pj1-f72.google.com (mail-pj1-f72.google.com [209.85.216.72]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4d50kgb870-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Fri, 27 Mar 2026 00:14:34 +0000 (GMT) Received: by mail-pj1-f72.google.com with SMTP id 98e67ed59e1d1-35c0f03b2a1so4431765a91.2 for ; Thu, 26 Mar 2026 17:14:33 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1774570473; x=1775175273; darn=vger.kernel.org; h=cc:to:content-transfer-encoding:mime-version:message-id:date :subject:from:from:to:cc:subject:date:message-id:reply-to; bh=86oPhv+gqLMAa0j+cJ2jUB7qTPKEeQ/+LJnNAbKDKb0=; b=InbzlWlhv5QKwTrHkhXWw1CbBHFbx1PtnqFskRl28ffEOYKrjmFZshfJDdLK5HIQcO qjtQb8bS5rUUna5WWgoCQOZWrxoNccHgZ89lQnrGmxzOF6sQMxo04d32epYgcAKde7eZ NtAqkmlyOzVUGsExGry9mBQ6apv78QGwhW5SvJOYPenpD/3rOJiBxfVMQAzK3AvuEmsO u0LVSk74Fzyz5TSVOYQ33YK0UMe+JvVitd+BRipEF/0pSTKEUKU7ISeFePZBhxg+mrFh ypG29Bbq6coQ4aCmzURe544qrA5+8HTEQTtnAkQmpDJQONQIFzEaQXCHDs+UG5L+8A3g RX7A== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1774570473; x=1775175273; h=cc:to:content-transfer-encoding:mime-version:message-id:date :subject:from:x-gm-gg:x-gm-message-state:from:to:cc:subject:date :message-id:reply-to; bh=86oPhv+gqLMAa0j+cJ2jUB7qTPKEeQ/+LJnNAbKDKb0=; b=Du/Hfdcu7gcf2U6c9LD0HO5IQiIQ4DO7VmPxG3+TFJNRHwPypkpEasm8S1AFrfendn 7TfVdEGnqexwq45mCHU6CUytA4bT/RLMRDdgCiih38CCm5zgW1egZ+YU8vEASEKHZpWC DlRPOnOaj3f7K6Mr5l+1B+vmKWgnqe33Ty9550/FVS1Q3Ee6LQhGgCizLq4TFVWTJsnl kA3KZAUeWR1VYrDWG9yeImhHPBMzkfycYBazO6NeN3AnRcVX4Ijm3n1Xz/xgLK6fS8t3 RAYZizI5ebUF14Uq1tySIAm0jD/Ifeoeu0IDISSi/eUupcohWX6S2UqbLbTeNGwS+USl 2xAQ== X-Forwarded-Encrypted: i=1; AJvYcCVMdEJ3+ykoPf1S2j/7Q3UtTkHoog1jlcaJhvlNbfgZGdBUm6WWimlM00h6doYFLBah92c2jXwy5CvgF+g=@vger.kernel.org X-Gm-Message-State: AOJu0YytDH/OqsKiM+TABefWK/JjxH35rTdctg//DawSuYOXdCbzSLvP 4cISnZM37EyLxXqRiE3JlUxer8uKp5zczinlDlJ4EgtbUuH0lOiV9gvCCdJw9nbjSjwgmsnOVZB qXvx4m8ouDl+XrEfWL59N3xvOF3GGJR0REGL3IbgcLIRLM4EkiYYkoHZwfjZrpbG16OV4QItbzP A= X-Gm-Gg: ATEYQzzo4ABQ7xz0HvxDoTT8dvFkNBIeP08Acdjt48dNEkfdhrnqRBcLsd4odcEe7B8 lEzVvAL4mtP4TSVCtOv13ALzimWwlrS2s/QPVUXBQPYizuSAf8LKEBf+Jbqd+MI/l5UshjjDhzM 3UJ7K9S9V5IMoPQm6OMCPhfWny2Q8rkZPz308WnpIeOYRfGDdEhACT0Qhr9IdByvqOdNRkWxHme J4mfjREsCYhwDPTgBrJPedDlYkC14UqBFlC+9nTGAvRhcSftccV5yyfCGmUDVeGxt08DN4GHt/8 AVx8EGN/0p6NNrLyDE13ww69fw2+stXzTTu1wjhLB1w+9vMGRrNFkYtMQstIvLn2T2bbAyd01Vw kaGx0kYUZLB+2cqxeHlvlIWnwjEbgoruuYfUFJOdQ3OINtQ== X-Received: by 2002:a17:90a:e70e:b0:359:3426:c60a with SMTP id 98e67ed59e1d1-35c2ff07dddmr509846a91.4.1774570472975; Thu, 26 Mar 2026 17:14:32 -0700 (PDT) X-Received: by 2002:a17:90a:e70e:b0:359:3426:c60a with SMTP id 98e67ed59e1d1-35c2ff07dddmr509832a91.4.1774570472483; Thu, 26 Mar 2026 17:14:32 -0700 (PDT) Received: from hu-akhilpo-hyd.qualcomm.com ([202.46.23.25]) by smtp.gmail.com with ESMTPSA id 98e67ed59e1d1-35c2ec799eesm163155a91.10.2026.03.26.17.14.26 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 26 Mar 2026 17:14:32 -0700 (PDT) From: Akhil P Oommen Subject: [PATCH v2 00/17] drm/msm: A8xx Support - Batch 2 Date: Fri, 27 Mar 2026 05:43:49 +0530 Message-Id: <20260327-a8xx-gpu-batch2-v2-0-2b53c38d2101@oss.qualcomm.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: 7bit X-B4-Tracking: v=1; b=H4sIAL7LxWkC/2WOywqDMBBFf0Vm3ZEY3676H8VFEqMGGh+JikX89 8bYXTcDd+Dcew6w0ihpoQoOMHJTVo2DC/QRgOjZ0ElUjctACc1ITCmyYt+xm1bkbBE9Rd7mbcr KhGRMgKMmI1u1+8ZXfWcj59UVL/cTOLMSxai1WqqgMRq11egZvFaQxEgyuNhe2WU0Hy+3RR7+e SR/HluEBFtRprxoSkGi/DlaG84re19ToTtQn+f5Bc+qZtbxAAAA X-Change-ID: 20260322-a8xx-gpu-batch2-bf7f5a9406ac To: Rob Clark , Sean Paul , Konrad Dybcio , Dmitry Baryshkov , Abhinav Kumar , Jessica Zhang , Marijn Suijten , David Airlie , Simona Vetter , Antonino Maniscalco , Connor Abbott , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann Cc: linux-arm-msm@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org, linux-kernel@vger.kernel.org, Akhil P Oommen , Konrad Dybcio X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=ed25519-sha256; t=1774570466; l=3550; i=akhilpo@oss.qualcomm.com; s=20240726; h=from:subject:message-id; bh=obyboWBP3UrpDRtKN/55V2OMReShR93eEU0GfYkS7mo=; b=iwnQ4B1lqyh3HmXj4oNcEkiHP/fmein2NVgXXBA/6iLAdefGorMq2FZH40argtbnXmRD0/MsF 2eK8NKOxU+JDhSEr66KU+fPKwdrvLj+YOddoxhpmeJvW9Ptba3JBQHY X-Developer-Key: i=akhilpo@oss.qualcomm.com; a=ed25519; pk=lmVtttSHmAUYFnJsQHX80IIRmYmXA4+CzpGcWOOsfKA= X-Authority-Analysis: v=2.4 cv=SMZPlevH c=1 sm=1 tr=0 ts=69c5cbea cx=c_pps a=RP+M6JBNLl+fLTcSJhASfg==:117 a=ZePRamnt/+rB5gQjfz0u9A==:17 a=IkcTkHD0fZMA:10 a=Yq5XynenixoA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=3WHJM1ZQz_JShphwDgj5:22 a=VwQbUJbxAAAA:8 a=EUspDBNiAAAA:8 a=kWU0ogdI3319zGDV2rQA:9 a=QEXdDO2ut3YA:10 a=iS9zxrgQBfv6-_F4QbHw:22 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwMzI3MDAwMCBTYWx0ZWRfX1EfGDYPDTrfP sL5A4Xm3Rk6DnXY+JVxkYgg6G9SR02W8pDPW8wo576yW00bcMbuCWDOtW9638MQ/Z+YEtXGPdv6 LbJpqZ79kvaC/YVqvXAAYfrk30avIoQD0LqUBUXpYOyJa78Bvqw2VSLtZCbgIc/OkLhxAaJilKA kQIsNhanbrJ8HIlOe6mRYdN4drIP7QXMyPn3ccLVDE0z9w/h+OIXdR4A5UpZ/ZOzmiosbgDTkdA ICGInO28oYM/RYTsNIWaw8zEbVoQwKDTxh23J/Vt4KHjIT6hta8E14/JIuhyuUHWhgCYT7fEf1r LM4xMptslLc3IpphtB3km1PkBWNg2G3QaUkeD0lOO+av4BXe+gPPn3T1dLZj2/dyr9bSHpSuJ0v /r2Xjc3gXZt3h2GELPv3mZoos9nzHT6ofpDAwTKjOujEbTFaZng310DSIxGl72XeeaaPa6NLwkp Zu+nRAT9s82IvwhgiAQ== X-Proofpoint-GUID: Oh3U5zuMXMvv9SUiREtNMzCSBe4pvV9F X-Proofpoint-ORIG-GUID: Oh3U5zuMXMvv9SUiREtNMzCSBe4pvV9F X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-03-26_04,2026-03-26_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 priorityscore=1501 lowpriorityscore=0 suspectscore=0 bulkscore=0 impostorscore=0 spamscore=0 clxscore=1015 adultscore=0 phishscore=0 malwarescore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2603050001 definitions=main-2603270000 This series brings a few additional features for A8xx GPUs which were deferred in the initial series. First few patches are a few general fixes and improvements. The next few patches adds support for SKU tables, Preemption, IFPC and a UABI to query AQE support. Signed-off-by: Akhil P Oommen --- Changes in v2: - Split X2-85 SKU detection patch (Rob) - Split out a7xx_gmu_gx_is_on() (Konrad) - Avoid secure init on every gmu_resume (Konrad) - Simplify code in adreno_load_gpu() using guard(mutex) (Konrad) - Correct the payload size for CP_ME_INIT packet (Konrad) - Remove unnecessary gmu_wrapper check in a8xx_preempt.c (Konrad) - Few misc formatting fixes (Konrad/Claude bot) - Add Fixes tag & reorder patches to move fixes to top (Rob/Dmitry) - Captured R-b tags - Link to v1: https://lore.kernel.org/r/20260324-a8xx-gpu-batch2-v1-0-fc95b8d9c017@oss.qualcomm.com --- Akhil P Oommen (17): drm/msm/a6xx: Use barriers while updating HFI Q headers drm/msm/a8xx: Fix the ticks used in submit traces drm/msm/a6xx: Switch to preemption safe AO counter drm/msm/a6xx: Correct OOB usage drm/msm/adreno: Implement gx_is_on() for A8x drm/msm/a6xx: Fix gpu init from secure world drm/msm/a6xx: Add support for Debug HFI Q drm/msm/adreno: Coredump on GPU/GMU init failures drm/msm/a6xx: Use packed structs for HFI drm/msm/a6xx: Update HFI definitions drm/msm/a8xx: Add SKU table for A840 drm/msm/a6xx: Add soft fuse detection support drm/msm/a6xx: Add SKU detection support for X2-85 drm/msm/a8xx: Implement IFPC support for A840 drm/msm/a8xx: Preemption support for A840 drm/msm/a6xx: Enable Preemption on X2-85 drm/msm/adreno: Expose a PARAM to check AQE support drivers/gpu/drm/msm/Makefile | 1 + drivers/gpu/drm/msm/adreno/a4xx_gpu.c | 6 +- drivers/gpu/drm/msm/adreno/a5xx_gpu.c | 12 +- drivers/gpu/drm/msm/adreno/a6xx_catalog.c | 243 +++++++++++++++++++- drivers/gpu/drm/msm/adreno/a6xx_gmu.c | 141 ++++++++++-- drivers/gpu/drm/msm/adreno/a6xx_gmu.h | 9 +- drivers/gpu/drm/msm/adreno/a6xx_gpu.c | 169 +++++++------- drivers/gpu/drm/msm/adreno/a6xx_gpu.h | 7 +- drivers/gpu/drm/msm/adreno/a6xx_gpu_state.c | 6 +- drivers/gpu/drm/msm/adreno/a6xx_hfi.c | 33 ++- drivers/gpu/drm/msm/adreno/a6xx_hfi.h | 155 +++++++++++-- drivers/gpu/drm/msm/adreno/a6xx_preempt.c | 77 +------ drivers/gpu/drm/msm/adreno/a6xx_preempt.h | 82 +++++++ drivers/gpu/drm/msm/adreno/a8xx_gpu.c | 162 ++++++++++++-- drivers/gpu/drm/msm/adreno/a8xx_preempt.c | 259 ++++++++++++++++++++++ drivers/gpu/drm/msm/adreno/adreno_device.c | 5 +- drivers/gpu/drm/msm/adreno/adreno_gpu.c | 20 +- drivers/gpu/drm/msm/adreno/adreno_gpu.h | 5 +- drivers/gpu/drm/msm/msm_gpu.c | 5 +- drivers/gpu/drm/msm/msm_gpu.h | 2 + drivers/gpu/drm/msm/registers/adreno/a6xx.xml | 4 + drivers/gpu/drm/msm/registers/adreno/a6xx_gmu.xml | 6 +- include/uapi/drm/msm_drm.h | 1 + 23 files changed, 1137 insertions(+), 273 deletions(-) --- base-commit: 38d568f154c66430920b01edc9c722ec14aa54d7 change-id: 20260322-a8xx-gpu-batch2-bf7f5a9406ac Best regards, -- Akhil P Oommen