From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 7F515371067 for ; Fri, 10 Apr 2026 09:34:05 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1775813648; cv=none; b=qyNY3qIv8SJcWl/Sr3HaAVp0ViTJlO6GGN5lPb2HgXNQF+w9smTaUIrXGuXQI/rNCSySCp+JMukERVtNLUb+PPuDXitzjZbWNGA2bquy5dXJ5U2SPGyopJdBOIeIRJHbCCl0LXaC0ft7rdWYS4bjsAfhnPSlPKI9RcL/KSdlBl4= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1775813648; c=relaxed/simple; bh=/8I1D20k5pe6RwV9Jpppj+obqELe9VfhV15Tbm4kzzU=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=GBbDFRRY1nuLJnCsGmyda9+sMDuIKRDAeseXygUMOhCwnUH7hgFcyKsMNCbx0OasHIADF4GtXfQwKU5nC1h/GV2/FBKAaVM2IaB2HoZwKO9sOdCdlTOaHngL51VKJ6T9PzQYHgWv+NxJy3y75dLcFhnN72+ANL4Srwgt4HRxOHs= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=OSyw+UXJ; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=Mzjl/ppG; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="OSyw+UXJ"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="Mzjl/ppG" Received: from pps.filterd (m0279873.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 63A6l2t01432467 for ; Fri, 10 Apr 2026 09:34:04 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= fg70xtusfN77l4edYTdi7IRcKoTkvyoEWLzCZzOuv8g=; b=OSyw+UXJZ6GcMaOW 9Vo9HJ7bnW0K2/1T3tLvhcsNefPeVFPPQkS0LUh84c7feoSijUL+WTeoQyffjrwj haT3/c2Ve142fyTkz1gu1zr//spUIoYdkvm3lnTvAbcsUiXhBlmyf8bSFlduCoyR nlmkNFkdoohKFJea0yYVtGx+NW7xJDCrtnztJ9/XETEMd4O36mPSR8JM3FS8FtIs VkN+Bv/5GPu+7HYd6QC8rPiQnaB8y8wG9pa51+5rVi8J+f2hJ0jvz0LailEa5xrN a75WDNnLD4SJgEmEDuQICWrpmV18haifKg2egSoIXz2xKI2pMYsRz4OBQvzKZ32W /BeJTw== Received: from mail-qv1-f71.google.com (mail-qv1-f71.google.com [209.85.219.71]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4deckfbnyw-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Fri, 10 Apr 2026 09:34:04 +0000 (GMT) Received: by mail-qv1-f71.google.com with SMTP id 6a1803df08f44-8a31df1907cso51936656d6.1 for ; Fri, 10 Apr 2026 02:34:04 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1775813644; x=1776418444; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=fg70xtusfN77l4edYTdi7IRcKoTkvyoEWLzCZzOuv8g=; b=Mzjl/ppGDSvYZxHTUuUcpVcej7tEmp7eUbw+pwcXcuITyekUgWkLfNw+k6aELPRShN EiLF8/a2XMtvuFhL0wQBQiMVfkemvcg6hzVZ8E9ItHPbxMNFmzcWj0WrpxiNMG08SSQi fPe7atzNuUmzxoP95iRN8To2sd5NsVhL0BgnXN5SvYYxWDFN4/swCfokNzie9i5UyE0H SUbbAO0wxrcnVJPkq/uE9mPfg7NVBQiEnWdKZx5Vfh/eJu8pSPhReS6n+LgkSNtj9+Vq SGcftYgBuO+qeWIncGdthASd5SfiLCE1jchQZl5hNeU9MFWQXd5plOEfKf2EPs/mMtts cFGg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1775813644; x=1776418444; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=fg70xtusfN77l4edYTdi7IRcKoTkvyoEWLzCZzOuv8g=; b=eV4YBXjWHKyHCmsHZ7cP+Pz6TB4ToeKqcVPsTeS2uwzUDC65VF0TjVE0Vs6Gl9fnZV MNpDzqKa3XSPTa2VOgmFzT0YcFTnE0Xrn35flBjkq80IgCezVr/Yt7/wmHlEZ+d/tPF7 IfGvwPVRNJZ0iRCZPSqTIa0TJb6/ncTVQqtnU5vp7h1VngArKt80+NKW8XXy2X3Y+Ddv 3o9NGTrUWXjSW5nLOZNFVZNCrnr7u+qTL3AYKSIErZhyXzNbqP49rwcL4Gj7bfh+PShn 7Kdg/WZKHVw+to3i7uvczcKj5LBFHeU6xPCsNqSG9jsI81uw46lziZwT+PiFLrIOZ1Fw QC6A== X-Forwarded-Encrypted: i=1; AJvYcCWPW7Uciqn0UPkiLRoZ5QCucCfq6/xfwDj1oxYIMkNXtyTM080eUhW52avwA/YJlp54OEIMTvG2H5cMXBg=@vger.kernel.org X-Gm-Message-State: AOJu0YzhDPWY/KkWg07bDDRSdsIx/wcXv8UlygFpYpIIwCdP8LZ7B65I H0/mawsFsO+t0ePylLU9Nc5rqJi1dm7AshnUxH8xHJ66Gnf08w0RTiOWru877LzxBn9GdN4FDBZ rspG4usrLo5vqVEwKtc3ieTxS+CXgZqlgBcie4bho8fcg+C4/3YeilmVyyTs8Ggx7U2E= X-Gm-Gg: AeBDieslhJZGoAbs0VPqBrLoRtYf82ihJuP/iEALVwsShPIdMYH3VLUvZQLFLUCUQbM qoWscWHJDAjkAThgcVuj/HeAmRybgWUTSnsiprbS6L9y59ObZJ7DSAIuJj3zBj7Zfq2hLkOR2tp tp/sI8wvjENzjwm6LXHFhHyDTWWcumwImqry+DdkFbtC/l8+nbJ3EkuFpt1HFbcjYZFQCOT2Hmn Uy/F4hFc3UUNOaZb/iSVg2iD6S+kC7MUS47MriiS83RG+Q2FgOG16mbHpE5ZAjx0Q1Eo59W3QM5 gyaB9vExSvwOJa3h4JQWJW96S5O7MPnyRn/1PX2e195DUSh82Pd1+drYAZsXIUgzntbjzvwLcuq qIPM+M++yTkIj50IpxM+cys15uQD5QGbduX1yOoVF6CCFx5SiRGMbdQZz+i+rar+rLXDC4PdWrf skbai+7Ag= X-Received: by 2002:a05:6214:590a:b0:8a0:f8b7:3921 with SMTP id 6a1803df08f44-8ac862b616fmr37621596d6.41.1775813643761; Fri, 10 Apr 2026 02:34:03 -0700 (PDT) X-Received: by 2002:a05:6214:590a:b0:8a0:f8b7:3921 with SMTP id 6a1803df08f44-8ac862b616fmr37621316d6.41.1775813643326; Fri, 10 Apr 2026 02:34:03 -0700 (PDT) Received: from yongmou2.ap.qualcomm.com (Global_NAT1_IAD_FW.qualcomm.com. [129.46.232.65]) by smtp.gmail.com with ESMTPSA id 6a1803df08f44-8ac84cb135fsm19223386d6.38.2026.04.10.02.33.58 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 10 Apr 2026 02:34:03 -0700 (PDT) From: Yongxing Mou Date: Fri, 10 Apr 2026 17:33:37 +0800 Subject: [PATCH v4 02/39] drm/msm/dp: drop deprecated .mode_set() and use .atomic_enable Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: 7bit Message-Id: <20260410-msm-dp-mst-v4-2-b20518dea8de@oss.qualcomm.com> References: <20260410-msm-dp-mst-v4-0-b20518dea8de@oss.qualcomm.com> In-Reply-To: <20260410-msm-dp-mst-v4-0-b20518dea8de@oss.qualcomm.com> To: Rob Clark , Dmitry Baryshkov , Abhinav Kumar , Sean Paul , Marijn Suijten , David Airlie , Simona Vetter , Jessica Zhang Cc: linux-arm-msm@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org, linux-kernel@vger.kernel.org, Yongxing Mou , Abhinav Kumar X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=ed25519-sha256; t=1775813628; l=8088; i=yongxing.mou@oss.qualcomm.com; s=20250910; h=from:subject:message-id; bh=/8I1D20k5pe6RwV9Jpppj+obqELe9VfhV15Tbm4kzzU=; b=pGsItULXtVsRnYvB8oGeS2J5jxWyb2f5WlOiVLDk6gaWnXrpfnOeitpPk3HH+2Qa8GRJAWG6P fFBe1n4Vdc5Axe3iudpNvrfMTWBjEx+T9C8qqGobkHyOBeUtekkJPkA X-Developer-Key: i=yongxing.mou@oss.qualcomm.com; a=ed25519; pk=rAy5J1eP+V7OXqH5FJ7ngMCtUrnHhut30ZTldOj52UM= X-Authority-Analysis: v=2.4 cv=S/fpBosP c=1 sm=1 tr=0 ts=69d8c40c cx=c_pps a=UgVkIMxJMSkC9lv97toC5g==:117 a=C3Dk8TwHQYyIj7nOf9RCJw==:17 a=IkcTkHD0fZMA:10 a=A5OVakUREuEA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=rJkE3RaqiGZ5pbrm-msn:22 a=COk6AnOGAAAA:8 a=EUspDBNiAAAA:8 a=ohAeICWEHyx3i1rom8gA:9 a=QEXdDO2ut3YA:10 a=1HOtulTD9v-eNWfpl4qZ:22 a=TjNXssC_j7lpFel5tvFf:22 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNDEwMDA4OCBTYWx0ZWRfX34ia3pdDTK2S BL6QXnAKsGWuT2mLQMbLB2LBka0LwIlCHTA+PACZXjuoOtCi+RRLVg6/xtJfMlPkpVkTtpD9aac hdS+5lBfgNOoC4RIG1svQ/Wh2hSJSU2sxEnFAJww7I+LZiSiLZ4o+3OeA48kNwq9yDRywdg809V c70HyH9cw2qg2B6YRH5YAey6V0KnVZY9SKhngqloKulg8puGupL7Z1noxrCIq95tuSSA2spQyI8 W3pqlKoQTjry/HH9xT46W4NzLiIcWUM13HbaqCr7FahcXlFTDofNwK5P/hFrRzK7g+mmm/v0sVj si7U4U3YBSmng2aFJqmW1E6390m9jrWBKzHDlXf9NOK2Dvf6VqRT1M44g94ENzj+fibvSZjOgZK mCax8lOaqOS2/At1zZEt+NZu+FAa5i+hzxmCon5c6jSU4btUmLIEHz61CynnN1MsRlohAuAWatJ F2Aa8YAV4lLz1KSVSRA== X-Proofpoint-ORIG-GUID: eP-TxvTtsTgir3XWuantg_lYyD0zQPj3 X-Proofpoint-GUID: eP-TxvTtsTgir3XWuantg_lYyD0zQPj3 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-04-10_03,2026-04-09_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 clxscore=1015 malwarescore=0 adultscore=0 spamscore=0 priorityscore=1501 impostorscore=0 lowpriorityscore=0 bulkscore=0 phishscore=0 suspectscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2604010000 definitions=main-2604100088 The bridge .mode_set() callback is deprecated. Remove it and move all mode setup logic to .atomic_enable(), where the adjusted_mode is available from the atomic CRTC state. Drop msm_dp_mode from msm_dp_display_private and store the mode directly in the panel, as it was only used as a temporary cache. Both changes are limited to msm_dp_display_set_mode and are kept in a single patch. Signed-off-by: Abhinav Kumar Signed-off-by: Yongxing Mou --- drivers/gpu/drm/msm/dp/dp_display.c | 81 ++++++++++++++----------------------- drivers/gpu/drm/msm/dp/dp_drm.c | 2 - drivers/gpu/drm/msm/dp/dp_drm.h | 3 -- 3 files changed, 31 insertions(+), 55 deletions(-) diff --git a/drivers/gpu/drm/msm/dp/dp_display.c b/drivers/gpu/drm/msm/dp/dp_display.c index e28cc1bbb5b1..e9f0b96c3ebd 100644 --- a/drivers/gpu/drm/msm/dp/dp_display.c +++ b/drivers/gpu/drm/msm/dp/dp_display.c @@ -63,7 +63,6 @@ struct msm_dp_display_private { struct msm_dp_panel *panel; struct msm_dp_ctrl *ctrl; - struct msm_dp_display_mode msm_dp_mode; struct msm_dp msm_dp_display; /* wait for audio signaling */ @@ -593,16 +592,33 @@ static int msm_dp_init_sub_modules(struct msm_dp_display_private *dp) } static int msm_dp_display_set_mode(struct msm_dp *msm_dp_display, - struct msm_dp_display_mode *mode) + const struct drm_display_mode *adjusted_mode, + struct msm_dp_panel *msm_dp_panel) { struct msm_dp_display_private *dp; + u32 bpp; dp = container_of(msm_dp_display, struct msm_dp_display_private, msm_dp_display); - drm_mode_copy(&dp->panel->msm_dp_mode.drm_mode, &mode->drm_mode); - dp->panel->msm_dp_mode.bpp = mode->bpp; - dp->panel->msm_dp_mode.out_fmt_is_yuv_420 = mode->out_fmt_is_yuv_420; - msm_dp_panel_init_panel_info(dp->panel); + drm_mode_copy(&msm_dp_panel->msm_dp_mode.drm_mode, adjusted_mode); + if (msm_dp_display_check_video_test(msm_dp_display)) + bpp = msm_dp_display_get_test_bpp(msm_dp_display); + else + bpp = msm_dp_panel->connector->display_info.bpc * 3; + + msm_dp_panel->msm_dp_mode.bpp = bpp ? bpp : 24; /* Default bpp */ + msm_dp_panel->msm_dp_mode.v_active_low = + !!(adjusted_mode->flags & DRM_MODE_FLAG_NVSYNC); + msm_dp_panel->msm_dp_mode.h_active_low = + !!(adjusted_mode->flags & DRM_MODE_FLAG_NHSYNC); + msm_dp_panel->msm_dp_mode.out_fmt_is_yuv_420 = + drm_mode_is_420_only(&msm_dp_panel->connector->display_info, adjusted_mode) && + msm_dp_panel->vsc_sdp_supported; + msm_dp_panel_init_panel_info(msm_dp_panel); + + /* populate wide_bus_support to different layers */ + dp->ctrl->wide_bus_en = + msm_dp_panel->msm_dp_mode.out_fmt_is_yuv_420 ? false : dp->wide_bus_supported; return 0; } @@ -1305,7 +1321,7 @@ bool msm_dp_wide_bus_available(const struct msm_dp *msm_dp_display) dp = container_of(msm_dp_display, struct msm_dp_display_private, msm_dp_display); - if (dp->msm_dp_mode.out_fmt_is_yuv_420) + if (dp->panel->msm_dp_mode.out_fmt_is_yuv_420) return false; return dp->wide_bus_supported; @@ -1361,15 +1377,19 @@ void msm_dp_bridge_atomic_enable(struct drm_bridge *drm_bridge, { struct msm_dp_bridge *msm_dp_bridge = to_dp_bridge(drm_bridge); struct msm_dp *dp = msm_dp_bridge->msm_dp_display; + struct drm_crtc *crtc; + struct drm_crtc_state *crtc_state; int rc = 0; struct msm_dp_display_private *msm_dp_display; bool force_link_train = false; msm_dp_display = container_of(dp, struct msm_dp_display_private, msm_dp_display); - if (!msm_dp_display->msm_dp_mode.drm_mode.clock) { - DRM_ERROR("invalid params\n"); + + crtc = drm_atomic_get_new_crtc_for_encoder(state, + drm_bridge->encoder); + if (!crtc) return; - } + crtc_state = drm_atomic_get_new_crtc_state(state, crtc); if (dp->is_edp) msm_dp_hpd_plug_handle(msm_dp_display); @@ -1382,7 +1402,7 @@ void msm_dp_bridge_atomic_enable(struct drm_bridge *drm_bridge, if (msm_dp_display->link->sink_count == 0) return; - rc = msm_dp_display_set_mode(dp, &msm_dp_display->msm_dp_mode); + rc = msm_dp_display_set_mode(dp, &crtc_state->adjusted_mode, msm_dp_display->panel); if (rc) { DRM_ERROR("Failed to perform a mode set, rc=%d\n", rc); return; @@ -1440,45 +1460,6 @@ void msm_dp_bridge_atomic_post_disable(struct drm_bridge *drm_bridge, pm_runtime_put_sync(&dp->pdev->dev); } -void msm_dp_bridge_mode_set(struct drm_bridge *drm_bridge, - const struct drm_display_mode *mode, - const struct drm_display_mode *adjusted_mode) -{ - struct msm_dp_bridge *msm_dp_bridge = to_dp_bridge(drm_bridge); - struct msm_dp *dp = msm_dp_bridge->msm_dp_display; - struct msm_dp_display_private *msm_dp_display; - struct msm_dp_panel *msm_dp_panel; - - msm_dp_display = container_of(dp, struct msm_dp_display_private, msm_dp_display); - msm_dp_panel = msm_dp_display->panel; - - memset(&msm_dp_display->msm_dp_mode, 0x0, sizeof(struct msm_dp_display_mode)); - - if (msm_dp_display_check_video_test(dp)) - msm_dp_display->msm_dp_mode.bpp = msm_dp_display_get_test_bpp(dp); - else /* Default num_components per pixel = 3 */ - msm_dp_display->msm_dp_mode.bpp = dp->connector->display_info.bpc * 3; - - if (!msm_dp_display->msm_dp_mode.bpp) - msm_dp_display->msm_dp_mode.bpp = 24; /* Default bpp */ - - drm_mode_copy(&msm_dp_display->msm_dp_mode.drm_mode, adjusted_mode); - - msm_dp_display->msm_dp_mode.v_active_low = - !!(msm_dp_display->msm_dp_mode.drm_mode.flags & DRM_MODE_FLAG_NVSYNC); - - msm_dp_display->msm_dp_mode.h_active_low = - !!(msm_dp_display->msm_dp_mode.drm_mode.flags & DRM_MODE_FLAG_NHSYNC); - - msm_dp_display->msm_dp_mode.out_fmt_is_yuv_420 = - drm_mode_is_420_only(&dp->connector->display_info, adjusted_mode) && - msm_dp_panel->vsc_sdp_supported; - - /* populate wide_bus_support to different layers */ - msm_dp_display->ctrl->wide_bus_en = - msm_dp_display->msm_dp_mode.out_fmt_is_yuv_420 ? false : msm_dp_display->wide_bus_supported; -} - void msm_dp_bridge_hpd_enable(struct drm_bridge *bridge) { struct msm_dp_bridge *msm_dp_bridge = to_dp_bridge(bridge); diff --git a/drivers/gpu/drm/msm/dp/dp_drm.c b/drivers/gpu/drm/msm/dp/dp_drm.c index 8dc0dabd275c..af3d3e3a2d84 100644 --- a/drivers/gpu/drm/msm/dp/dp_drm.c +++ b/drivers/gpu/drm/msm/dp/dp_drm.c @@ -56,7 +56,6 @@ static const struct drm_bridge_funcs msm_dp_bridge_ops = { .atomic_enable = msm_dp_bridge_atomic_enable, .atomic_disable = msm_dp_bridge_atomic_disable, .atomic_post_disable = msm_dp_bridge_atomic_post_disable, - .mode_set = msm_dp_bridge_mode_set, .mode_valid = msm_dp_bridge_mode_valid, .get_modes = msm_dp_bridge_get_modes, .detect = msm_dp_bridge_detect, @@ -233,7 +232,6 @@ static const struct drm_bridge_funcs msm_edp_bridge_ops = { .atomic_enable = msm_edp_bridge_atomic_enable, .atomic_disable = msm_edp_bridge_atomic_disable, .atomic_post_disable = msm_edp_bridge_atomic_post_disable, - .mode_set = msm_dp_bridge_mode_set, .mode_valid = msm_edp_bridge_mode_valid, .atomic_reset = drm_atomic_helper_bridge_reset, .atomic_duplicate_state = drm_atomic_helper_bridge_duplicate_state, diff --git a/drivers/gpu/drm/msm/dp/dp_drm.h b/drivers/gpu/drm/msm/dp/dp_drm.h index 6c0426803d78..6d4cbb9f3918 100644 --- a/drivers/gpu/drm/msm/dp/dp_drm.h +++ b/drivers/gpu/drm/msm/dp/dp_drm.h @@ -36,9 +36,6 @@ void msm_dp_bridge_atomic_post_disable(struct drm_bridge *drm_bridge, enum drm_mode_status msm_dp_bridge_mode_valid(struct drm_bridge *bridge, const struct drm_display_info *info, const struct drm_display_mode *mode); -void msm_dp_bridge_mode_set(struct drm_bridge *drm_bridge, - const struct drm_display_mode *mode, - const struct drm_display_mode *adjusted_mode); void msm_dp_bridge_hpd_enable(struct drm_bridge *bridge); void msm_dp_bridge_hpd_disable(struct drm_bridge *bridge); void msm_dp_bridge_hpd_notify(struct drm_bridge *bridge, -- 2.43.0