From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 67F1330ACE3 for ; Thu, 16 Apr 2026 08:11:57 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1776327118; cv=none; b=I/QZavJ6vOyzZE/YAXe57VYep0CMot5FZl1D1k6atnp4SOacTxvjzMST//EaO47vwXXSxE7IIeDNwuCdqsZpB83un+5M2kUGwjVutG9VrFE1Uan74tQoxLtqsLi4iQ3jAazVAvqAJsX/8E5/izBOGGyjbG/3S+wWpQVWdl8hmEE= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1776327118; c=relaxed/simple; bh=Al+Xd0VzOSRuBt6wM43C97nMZHriDCsl2+EbCvVx8tY=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=bOYg2VMf0teHw23ogm5zJUBd8mYnwpNTkhkDztYaL7jhTxV/XG9PC75mX5jE49t1LzKczdl0ub3GfI5liQdUBCT5avnyT11Y8rh3hoNNFzM98SC6H7NcmrQj14b26W2sr8MOn0pzmNGxiv4vcr99006E0BLXV5Tsdj72Kq93Nhw= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=Kik5vsGg; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=dl0IGmtF; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="Kik5vsGg"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="dl0IGmtF" Received: from pps.filterd (m0279869.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 63G6oiS9218900 for ; Thu, 16 Apr 2026 08:11:56 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= sr2aBtEefmYrlQQ2L55xZbCJXcQBBJugvs+biKl+mgk=; b=Kik5vsGgEfw0WJA0 qVKfDYzOZIy3VpPyE9GOmksb8jsoxGq816CXFC1x5Tu7/LyrM6FgfkoGOcKGpteS 6UPvqxrmZ0FA7LAcNKHHcsrlof/WUxTC3m1miC5j+HuYOvVdqHUIa+2FB0+C8UMt XMdKf6FyTIhb5hw2qU7OYiRNU5G83fv/D6K3EYXJrXJCqI6czWyua7Q/MjlszkUk TV7Q2S52fVrJyQ0AbsjCEPh95xJSs3TqH2Rx164RBLdumcJHuAXJ1AjxLyPxE+YR TQlGLweH8CdOHSrtrOoUZK9GIwya4ypalsYgncYzBXHvsIXOWVGxVFgXcbzMW/5s NaD6tw== Received: from mail-qt1-f197.google.com (mail-qt1-f197.google.com [209.85.160.197]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4djtuyg8xg-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Thu, 16 Apr 2026 08:11:55 +0000 (GMT) Received: by mail-qt1-f197.google.com with SMTP id d75a77b69052e-50b4076dc16so227604091cf.2 for ; Thu, 16 Apr 2026 01:11:55 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1776327047; x=1776931847; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=sr2aBtEefmYrlQQ2L55xZbCJXcQBBJugvs+biKl+mgk=; b=dl0IGmtFFVxkJoI9R4hjMEYhmQ17BJEhR7K2nOloomH/Aw48pKQMDqDuVQX333zXoL G9Wo4Y+9knPef/Ld+3atM95x5P/FohMp5LYQL8onxmFEfWnDu/gxvtRufAgJnjTw1+4n DJK8BQCk+aDS43/4jjInjwqa9I609XpT9LDUUyGpZE65RVIRuV/iVcFmYky8UJR5CKUH pXJEWF4icLoDF5BFcpNIHN9J9Ikmz0HobeD+8+iONlzYIMLyqJrPtXCVqbEj5usg/VKN CkvvtY1aqw9NcFpwMPssU3thY0kN69oZkbMqdcbsuZMzVGHvWhQ2e8zxX/O3rLGzj0aE tG2g== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1776327047; x=1776931847; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=sr2aBtEefmYrlQQ2L55xZbCJXcQBBJugvs+biKl+mgk=; b=Fu3gr3Gg9WhgUEeEc/OFjxYKlo/PABnIe5lw6wPlmI3aSsq0TerhyVqN78EqVuRkKh wTK5OL39EqNSLH54dhTRjk7HmRh2pxi9/0S4bEPMAl6iMqhEkbA5q9H7WBXVXMlhWfJU yJHDjZ5bgElJOdKYyz7RltX/FWIpq9viNXe+9+lM3vX77OZTFrGIQ0BWGCZFWlhYNMei auT37068V6VV2UrFFpLpgpNW9Qu6r2hssDXgPmqMy0A1wDgJI8UgoYNbRehfGBE7mGlE BdeAuGTXbirDKnXi1tp8gM4wrEAnp0GmkuqF4jgZN8IRB1EjtdWxvQiEbi0EmObCNWJh lBqg== X-Forwarded-Encrypted: i=1; AFNElJ97CyKr8BKH8ELYk43RUZycEekXb+PmQtcRUs21Kzvw7RyobLmfsHVSxuieUERcFmd6yKj7vpYkWnrZx3U=@vger.kernel.org X-Gm-Message-State: AOJu0YzRicc2PiF4BsyZmOca4W3tKcmnt26S8DDl1vXwFjjH/ufhe9yn on2+++4wsAySOUUEuLlyCGCqfCQUn3iZ5n56W/znSZd1a4/MJfI+oEDtQTQDdRSZR4VHXj3eNPh dVndAwjY1zJadB22/2hQ3Y1Ux0FATwQEOmZF1yCXCTdMZLihCkieEkNNTQgNJceBtE0I= X-Gm-Gg: AeBDies9ciQR/AeDLWYEN20kg13C3Ng9UBqBb+JilqclWeTCiDjeQ5rLwmZBA5Xzfjq Kv3dr4PZ7Mr6Sv7n1KKJlVPYSKFdAvaqQvSJxAR0r3h1cA3nlADUG4BUeKYlvrkV0rR1H5CscuA XK4VExvJvDiGqXnBryl/ktbAnptVEHhhkNUjtcR0hGdxVG6FUU3nuKhLVtl+LxM3ABnKMCCa/8c xvrZzKSfpnmKeXA+uQ18+1uFlHqPaHdampGRWtk3bkXthfCpBV84xWNdi8gJFWMl+d6/2SCj8ZV xmMl8igz5AXeOLupagGjh6vR0JZcvCP9QF9fzwJNNrwSBY+cSyhfCSRtfBg4Zp3f/9M9wD9yyr5 8b7pl5tFpdAahwcBd0TLc0BzICLEZX07zS1zPs1bL2RVo X-Received: by 2002:a05:622a:a94e:b0:509:2579:283e with SMTP id d75a77b69052e-50dd5c0b95bmr297273471cf.28.1776327047326; Thu, 16 Apr 2026 01:10:47 -0700 (PDT) X-Received: by 2002:a05:622a:a94e:b0:509:2579:283e with SMTP id d75a77b69052e-50dd5c0b95bmr297273291cf.28.1776327046860; Thu, 16 Apr 2026 01:10:46 -0700 (PDT) Received: from [127.0.1.1] ([178.197.219.94]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-43ead35bf1esm12059571f8f.16.2026.04.16.01.10.45 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 16 Apr 2026 01:10:45 -0700 (PDT) From: Krzysztof Kozlowski Date: Thu, 16 Apr 2026 10:10:31 +0200 Subject: [PATCH 3/4] clk: qcom: Add defaults for desired arm64 drivers Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: 7bit Message-Id: <20260416-clk-qcom-defaults-v1-3-579e75c4cfe5@oss.qualcomm.com> References: <20260416-clk-qcom-defaults-v1-0-579e75c4cfe5@oss.qualcomm.com> In-Reply-To: <20260416-clk-qcom-defaults-v1-0-579e75c4cfe5@oss.qualcomm.com> To: Bjorn Andersson , Michael Turquette , Stephen Boyd Cc: linux-arm-msm@vger.kernel.org, linux-clk@vger.kernel.org, linux-kernel@vger.kernel.org, Krzysztof Kozlowski X-Mailer: b4 0.15.1 X-Developer-Signature: v=1; a=openpgp-sha256; l=9762; i=krzysztof.kozlowski@oss.qualcomm.com; h=from:subject:message-id; bh=Al+Xd0VzOSRuBt6wM43C97nMZHriDCsl2+EbCvVx8tY=; b=owEBbQKS/ZANAwAKAcE3ZuaGi4PXAcsmYgBp4Jl9XUAGfjan3dLDD74vZePPkSiCtF+nWAKKU EHLxkRkJ1GJAjMEAAEKAB0WIQTd0mIoPREbIztuuKjBN2bmhouD1wUCaeCZfQAKCRDBN2bmhouD 19gBD/wNb/8a5AcV8d9xNNFVQULrgjSDCVp/Fn4z3dHQW0PzNhDDmPcbWB/JMmMZCAb75AD/Cl+ ujHpz8ZEckeNNy0+wwVCxDJkf8wBAklsn7Pg4zU6JoiWFhO3zGTwUaos9O2pbkGm4PJmk2S2fN3 NVGd6B2OmP4ZkX9DpztUzdpaXhSsr3Rak8NDnZU8UbqOXxGYLsKTzdDRVIquEqoIRAEZAFskmSy 6fFx/v9sy1nruDCfOml+dMBcXB5RVxy56BJ/QUNagbbCpQgyFhCUu8le0KfX1E+m2CRJiDcwwar ayuWKJhgvC8qYuPfV3x3uR/ZfmV4YkpnvTFC4mIrk+NweoVSz3PmUjd2y6khGuY6/khaD4r6Hpp cIU8OTTDElTl6z3Lyb1O2MPDd8778erVqqm2+M5dr6VzHvUZVgy/PTmh63LyBvMhiiDnEeioKA5 iIg7sJJjRI/dLF/JgKxjebca9RKUJMeQUvacSfRvfZd/X88XjA9bB2d/DKldM8dCkmFO4ZWybrN 8ysWRFZTOuWwdVhR6bYJ5UC63F+Fun+9xCqxR9PMF8JQyLjXb9gYW6tN/8w7bgNxOCmrsmsCz0X lqlj2GHvBDLgCpJ8glogPqMLmARwVK6OBxNbDcjRD/xFO/5U3rq4MPopt8K7gMrQfVOK1FH8PMF RopgC/Zc31/OkWA== X-Developer-Key: i=krzysztof.kozlowski@oss.qualcomm.com; a=openpgp; fpr=9BD07E0E0C51F8D59677B7541B93437D3B41629B X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNDE2MDA3NiBTYWx0ZWRfX/I3GwSPLvdUB ydNmOrz0bTot2ku0prs3Pt8AKp080lyACV56Noiqyz8sFgX6b+uN6lmg/55LF7i0tg9pYsEGuyc 9yEe4EvgO3Qkwm9qIPZH6tJeXtfmQ+Bh+xTgM+QLQRYZvhQ20YYu0EoFlj1AX+Y8GQDYc/cA95Y w2sPm3mlQYsbktqyG/1/Y57DsPSK+tsYKZ8L+lYQMyaZ3JpKD3WWO9OnZfpmiBPLuiVaGdkcOgi c/oTlvXBUNj82HNTwF5S5TmXP9tyVsvcpmy/jf2MKsR4c7ai02EL9qBxwXlTGLtFp+FbCKuy8oI 06HkRTowXutdeOn4QFM7etTDVA8snoYmtva6nNEFvlqfaGl+CVthKZOaEliy8O5PAGLzZHRm7H1 aOLEic0FgkZkez4iyZWHHKLVF4zPrSpY9inR5q4hyPAGWb865AFEDCldl/eiUkvl+0SVDieEZiM x1tZYQGfBkgO8+Vog1Q== X-Proofpoint-ORIG-GUID: jRkG0vhhfsRJlvZUM2nYsr3L0Ub1U3KP X-Authority-Analysis: v=2.4 cv=Ipgutr/g c=1 sm=1 tr=0 ts=69e099cb cx=c_pps a=EVbN6Ke/fEF3bsl7X48z0g==:117 a=gOEeR9iKwsj33Yj5oN/cWg==:17 a=IkcTkHD0fZMA:10 a=A5OVakUREuEA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=_glEPmIy2e8OvE2BGh3C:22 a=EUspDBNiAAAA:8 a=gtlUWFdD0XfoLoC-UmoA:9 a=isR4AqL0EaFW8Alr:21 a=QEXdDO2ut3YA:10 a=a_PwQJl-kcHnX1M80qC6:22 X-Proofpoint-GUID: jRkG0vhhfsRJlvZUM2nYsr3L0Ub1U3KP X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-04-16_02,2026-04-13_04,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 priorityscore=1501 bulkscore=0 clxscore=1015 impostorscore=0 lowpriorityscore=0 adultscore=0 malwarescore=0 phishscore=0 spamscore=0 suspectscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2604070000 definitions=main-2604160076 Clock controller drivers are essential for booting up SoCs and are not really optional for a given platform. Kernel should not ask users choice of drivers when that choice is obvious and known to the developers that answer should be 'yes' or 'module'. Enable drivers for upstreamed or being upstreamed SoCs, which are not yed enabled in defconfig: Glymur, Nord, SC7180, SC8180X, SC8280XP, SC7280, QDU1000, SM4450, SM7150, SM8150, SM8450, SM6125, SM6375. Note that main GCC clock controller drivers are usually already enabled for these. Signed-off-by: Krzysztof Kozlowski --- drivers/clk/qcom/Kconfig | 29 +++++++++++++++++++++++++++++ 1 file changed, 29 insertions(+) diff --git a/drivers/clk/qcom/Kconfig b/drivers/clk/qcom/Kconfig index d11c5ea8be83..b0c0208d7574 100644 --- a/drivers/clk/qcom/Kconfig +++ b/drivers/clk/qcom/Kconfig @@ -73,6 +73,7 @@ config CLK_GLYMUR_GPUCC tristate "GLYMUR Graphics Clock Controller" depends on ARM64 || COMPILE_TEST select CLK_GLYMUR_GCC + default m if ARCH_QCOM help Support for the graphics clock controller on GLYMUR devices. Say Y if you want to support graphics controller devices and @@ -91,6 +92,7 @@ config CLK_GLYMUR_VIDEOCC tristate "Glymur Video Clock Controller" depends on ARM64 || COMPILE_TEST select CLK_GLYMUR_GCC + default m if ARCH_QCOM help Support for the video clock controller on Glymur devices. Say Y if you want to support video devices and functionality such as @@ -161,6 +163,7 @@ config CLK_NORD_GCC tristate "Nord Global Clock Controller" depends on ARM64 || COMPILE_TEST select QCOM_GDSC + default ARCH_QCOM help Support for the global clock controller on Nord devices. Say Y if you want to use peripheral devices such as UART, @@ -737,6 +740,7 @@ config QCS_GCC_404 config CLK_NORD_TCSRCC tristate "Nord TCSR Clock Controller" depends on ARM64 || COMPILE_TEST + default m if ARCH_QCOM help Support for the TCSR clock controller on Nord devices. Say Y if you want to use peripheral devices such as PCIe, USB, UFS etc. @@ -797,6 +801,7 @@ config SC_CAMCC_7180 tristate "SC7180 Camera Clock Controller" depends on ARM64 || COMPILE_TEST select SC_GCC_7180 + default m if ARCH_QCOM help Support for the camera clock controller on Qualcomm Technologies, Inc SC7180 devices. @@ -818,6 +823,7 @@ config SC_CAMCC_8180X tristate "SC8180X Camera Clock Controller" depends on ARM64 || COMPILE_TEST select SC_GCC_8180X + default m if ARCH_QCOM help Support for the camera clock controller on Qualcomm Technologies, Inc SC8180X devices. @@ -850,6 +856,7 @@ config SC_DISPCC_7180 tristate "SC7180 Display Clock Controller" depends on ARM64 || COMPILE_TEST select SC_GCC_7180 + default m if ARCH_QCOM help Support for the display clock controller on Qualcomm Technologies, Inc SC7180 devices. @@ -966,6 +973,7 @@ config SC_GPUCC_7180 tristate "SC7180 Graphics Clock Controller" depends on ARM64 || COMPILE_TEST select SC_GCC_7180 + default m if ARCH_QCOM help Support for the graphics clock controller on SC7180 devices. Say Y if you want to support graphics controller devices and @@ -995,6 +1003,7 @@ config SC_LPASSCC_7280 tristate "SC7280 Low Power Audio Subsystem (LPASS) Clock Controller" depends on ARM64 || COMPILE_TEST select SC_GCC_7280 + default m if ARCH_QCOM help Support for the LPASS clock controller on SC7280 devices. Say Y if you want to use the LPASS branch clocks of the LPASS clock @@ -1036,6 +1045,7 @@ config SC_VIDEOCC_7180 tristate "SC7180 Video Clock Controller" depends on ARM64 || COMPILE_TEST select SC_GCC_7180 + default m if ARCH_QCOM help Support for the video clock controller on SC7180 devices. Say Y if you want to support video devices and functionality such as @@ -1117,6 +1127,7 @@ config QDU_ECPRICC_1000 tristate "QDU1000/QRU1000 ECPRI Clock Controller" depends on ARM64 || COMPILE_TEST select QDU_GCC_1000 + default m if ARCH_QCOM help Support for the ECPRI clock controller on QDU1000 and QRU1000 devices. Say Y if you want to support the ECPRI @@ -1204,6 +1215,7 @@ config SM_CAMCC_4450 tristate "SM4450 Camera Clock Controller" depends on ARM64 || COMPILE_TEST select SM_GCC_4450 + default m if ARCH_QCOM help Support for the camera clock controller on SM4450 devices. Say Y if you want to support camera devices and camera functionality. @@ -1221,6 +1233,7 @@ config SM_CAMCC_7150 tristate "SM7150 Camera Clock Controller" depends on ARM64 || COMPILE_TEST select SM_GCC_7150 + default m if ARCH_QCOM help Support for the camera clock controller on SM7150 devices. Say Y if you want to support camera devices and camera functionality. @@ -1238,6 +1251,7 @@ config SM_CAMCC_8150 tristate "SM8150 Camera Clock Controller" depends on ARM64 || COMPILE_TEST select SM_GCC_8150 + default m if ARCH_QCOM help Support for the camera clock controller on Qualcomm Technologies, Inc SM8150 devices. @@ -1257,6 +1271,7 @@ config SM_CAMCC_8450 tristate "SM8450 Camera Clock Controller" depends on ARM64 || COMPILE_TEST select SM_GCC_8450 + default m if ARCH_QCOM help Support for the camera clock controller on SM8450 or SM8475 devices. Say Y if you want to support camera devices and camera functionality. @@ -1294,6 +1309,7 @@ config SM_DISPCC_4450 tristate "SM4450 Display Clock Controller" depends on ARM64 || COMPILE_TEST depends on SM_GCC_4450 + default m if ARCH_QCOM help Support for the display clock controller on Qualcomm Technologies, Inc SM4450 devices. @@ -1315,6 +1331,7 @@ config SM_DISPCC_6125 tristate "SM6125 Display Clock Controller" depends on ARM64 || COMPILE_TEST depends on SM_GCC_6125 + default m if ARCH_QCOM help Support for the display clock controller on Qualcomm Technologies, Inc SM6125 devices. @@ -1325,6 +1342,7 @@ config SM_DISPCC_7150 tristate "SM7150 Display Clock Controller" depends on ARM64 || COMPILE_TEST depends on SM_GCC_7150 + default m if ARCH_QCOM help Support for the display clock controller on Qualcomm Technologies, Inc SM7150 devices. @@ -1357,6 +1375,7 @@ config SM_DISPCC_6375 tristate "SM6375 Display Clock Controller" depends on ARM64 || COMPILE_TEST depends on SM_GCC_6375 + default m if ARCH_QCOM help Support for the display clock controller on Qualcomm Technologies, Inc SM6375 devices. @@ -1432,6 +1451,7 @@ config SM_GCC_6125 tristate "SM6125 Global Clock Controller" depends on ARM64 || COMPILE_TEST select QCOM_GDSC + default ARCH_QCOM help Support for the global clock controller on SM6125 devices. Say Y if you want to use peripheral devices such as UART, @@ -1451,6 +1471,7 @@ config SM_GCC_6375 tristate "SM6375 Global Clock Controller" depends on ARM64 || COMPILE_TEST select QCOM_GDSC + default ARCH_QCOM help Support for the global clock controller on SM6375 devices. Say Y if you want to use peripheral devices such as UART, @@ -1460,6 +1481,7 @@ config SM_GCC_7150 tristate "SM7150 Global Clock Controller" depends on ARM64 || COMPILE_TEST select QCOM_GDSC + default ARCH_QCOM help Support for the global clock controller on SM7150 devices. Say Y if you want to use peripheral devices such as UART, @@ -1550,6 +1572,7 @@ config SM_GPUCC_4450 tristate "SM4450 Graphics Clock Controller" depends on ARM64 || COMPILE_TEST select SM_GCC_4450 + default m if ARCH_QCOM help Support for the graphics clock controller on SM4450 devices. Say Y if you want to support graphics controller devices and @@ -1569,6 +1592,7 @@ config SM_GPUCC_6125 tristate "SM6125 Graphics Clock Controller" select SM_GCC_6125 depends on ARM64 || COMPILE_TEST + default m if ARCH_QCOM help Support for the graphics clock controller on SM6125 devices. Say Y if you want to support graphics controller devices and @@ -1578,6 +1602,7 @@ config SM_GPUCC_6375 tristate "SM6375 Graphics Clock Controller" select SM_GCC_6375 depends on ARM64 || COMPILE_TEST + default m if ARCH_QCOM help Support for the graphics clock controller on SM6375 devices. Say Y if you want to support graphics controller devices and @@ -1678,6 +1703,7 @@ config SM_LPASSCC_6115 tristate "SM6115 Low Power Audio Subsystem (LPASS) Clock Controller" depends on ARM64 || COMPILE_TEST select SM_GCC_6115 + default m if ARCH_QCOM help Support for the LPASS clock controller on SM6115 devices. Say Y if you want to toggle LPASS-adjacent resets within @@ -1738,6 +1764,7 @@ config SM_VIDEOCC_7150 depends on ARM64 || COMPILE_TEST select SM_GCC_7150 select QCOM_GDSC + default m if ARCH_QCOM help Support for the video clock controller on SM7150 devices. Say Y if you want to support video devices and functionality such as @@ -1760,6 +1787,7 @@ config SM_VIDEOCC_8150 depends on ARM64 || COMPILE_TEST select SM_GCC_8150 select QCOM_GDSC + default m if ARCH_QCOM help Support for the video clock controller on SM8150 devices. Say Y if you want to support video devices and functionality such as @@ -1781,6 +1809,7 @@ config SM_VIDEOCC_8350 depends on ARM64 || COMPILE_TEST depends on SM_GCC_8350 || SC_GCC_8280XP select QCOM_GDSC + default m if ARCH_QCOM help Support for the video clock controller on SM8350 or SC8280XP devices. Say Y if you want to support video devices and functionality such as -- 2.51.0