From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-dy1-f181.google.com (mail-dy1-f181.google.com [74.125.82.181]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id D8234480956 for ; Tue, 5 May 2026 14:54:16 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=74.125.82.181 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1777992859; cv=none; b=iXryoqLkc+opPBYg3NRwGfHuGfpDUnqVv6nmcPSpifwgVV4lIoYD/evBQfYafoeOC1Wxz0XFjQAPqOcUNWKgHv/iPOAVdE+i9cBzJsWwygAEZTXJGw5ttqKq6CcE/wvTeuHE0/YVnL0aKrRTUQD36qbFobT/8aflUehf9bO9WWY= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1777992859; c=relaxed/simple; bh=W1Q97PzM4MjRKWidF01pEeQQIC0Jg95ywafaeF9c8MY=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=SgPodNeA4KBDoakvfuM892gVuV1wXzkMY0+mtP4l3rn/g+aijh2vbxgp4QR/xr4CzAfYi2fd3fLkcuHJqkL+s8NydArEkmIhSd4z6pmvPrQi61Y9O0EEVVhESfRRHgEIAtDIWSf797iEc4pbKocufBc+qX39CkUVLVR2AtiM/3A= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=b9tptfuX; arc=none smtp.client-ip=74.125.82.181 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="b9tptfuX" Received: by mail-dy1-f181.google.com with SMTP id 5a478bee46e88-2f0d3e07e30so3622865eec.0 for ; Tue, 05 May 2026 07:54:16 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1777992856; x=1778597656; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=saN4HD4h1c5rx002LnGwqjdinW0FYSf0f7F3UZlkMCM=; b=b9tptfuXUqir6uhsFCJVdTuhTniZcA9JEieBr/gFdZWgsoDrLdyn3Me9zHLBe1emts /M60x+8rPWY6sOjkaCO1EYV4LxY2H5JFsccDUOtYXJReU832rJknzEeHIhrMUrIbqQjf qqhuNtQpaZQ6IZI8xEo3LMuXgz+sdZ63Sxt0T8fsM4O5NI7xaO8RnzHxP8+C33GkW+WR A/BC+1+uUnsUmuFRyF3fRFjHHJapooitt9XmiZk8+IKa8MXsQVgJ+KMxtwKIXnCr5O0A EBFlBgvj88yEAp3Od3SnhkFWtUcDlNbHc6PljlVnFjqKEpRcF0Rli6OMsI7Ivzr+vRTn rImw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1777992856; x=1778597656; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=saN4HD4h1c5rx002LnGwqjdinW0FYSf0f7F3UZlkMCM=; b=hkfVmiIMk8kwpB+1kX0Nc0SLn3urUPKYdB+ZNcTlbyrgMsd2tj/aMAA0egFej6MZum r8DEy6mXVPszxJmTE8e2itYKPP17Fq20dvXKg5XRtN4aPcG8esKCXCpzo5y++0uqHJ1H kwRkj++5P7zbI/xbkVUqSDdR2RT4NcNfA98rfQG4mDuWeyv3PlTnTJiutOPpWWAaWBJJ eDlSJnXsZjM5hZ99mfcM6DEzdL3DSwjCCdSHslhzH7+BwxrKseY4a+nQIXG/UheaGchq JxMYUjygCCsgFasO8BAYqaH2XBk3AB8f/k/KDBPVpDHM1NDhO8xYXwQ13YendHQ9QEQK r8ig== X-Gm-Message-State: AOJu0YyhYQo8gczwmI1LO3BEb+DYdZqjRdREzV14N9JcXMtS6i99iyk/ d07QFCs/oglPmsb875jnPX7wCKG3UP25jy8YF/cIxDsg3ZZH4AKXRylMHkVJOA== X-Gm-Gg: AeBDiet0nK/jMnABjDnk49cAwBSJADpgcPhKT+4Y4azjdnWV9QndQDgLD02fQkDnAUZ KesUxbMcSVVRjxwRvcKfs9+JYGUH1UWnP7LxjfLGOCAPlusN5kYRGr+5qSeXjvEHmz0CJjwvanc xExZTCH2GyAnIXMri6yfyY12onZE1BrQsGRvhKXs5Bsb+5XS0zNgtFJ0Hj8NNMUKnwiTw3NauWE 6mmZ4WPfCrmM80YFB7Fd9yKOentlBUhHjmIF53zDrCOMu11fSA/6iXctrcUrcxEkz9rSXjNMstJ 33tMw6bDfzinbfuKGvpfvxs+b6SnXLGVnJo73A+u6Sfu/e8MUqvPSwaDjccMEWiRpmgGSRu55kJ bLL3AvZfIXbUqF5H4SXoePJvUvT6T5kVmkChA52Gm1q3vW28kS8001ztGb/Qt6cdE9fLBOUnj5c opiRo+3WT4RKZoYKSqC5TdIpWyAzwGDUpseyZ/AFqpgQ== X-Received: by 2002:a05:7300:5726:b0:2da:44ac:6d0d with SMTP id 5a478bee46e88-2f4091e6ec3mr1757535eec.20.1777992855767; Tue, 05 May 2026 07:54:15 -0700 (PDT) Received: from arch.localdomain ([2409:8a28:a59:55d1::1002]) by smtp.gmail.com with ESMTPSA id 5a478bee46e88-2f3bf67cf8dsm5793545eec.6.2026.05.05.07.54.11 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 05 May 2026 07:54:15 -0700 (PDT) From: Jun Yan To: linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, linux-leds@vger.kernel.org Cc: lee@kernel.org, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, luccafachinetti@gmail.com, pzalewski@thegoodpenguin.co.uk, daniel@zonque.org, Jun Yan Subject: [PATCH v4 3/5] dt-bindings: leds: leds-is31fl32xx: Add powerdown-gpios property Date: Tue, 5 May 2026 22:53:52 +0800 Message-ID: <20260505145354.1267095-4-jerrysteve1101@gmail.com> X-Mailer: git-send-email 2.53.0 In-Reply-To: <20260505145354.1267095-1-jerrysteve1101@gmail.com> References: <20260505145354.1267095-1-jerrysteve1101@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit The IS31FL32XX series features an SDB shutdown pin. Driving it low (active low) places the chip into hardware shutdown mode for power saving, while all register contents are preserved and registers are not reset. Add powerdown-gpios property to describe the GPIO connected to the SDB pin of IS31FL32XX series LED controllers. Signed-off-by: Jun Yan --- .../devicetree/bindings/leds/issl,is31fl32xx.yaml | 12 ++++++++++++ 1 file changed, 12 insertions(+) diff --git a/Documentation/devicetree/bindings/leds/issl,is31fl32xx.yaml b/Documentation/devicetree/bindings/leds/issl,is31fl32xx.yaml index 25ce67940c88..9b129f962d1f 100644 --- a/Documentation/devicetree/bindings/leds/issl,is31fl32xx.yaml +++ b/Documentation/devicetree/bindings/leds/issl,is31fl32xx.yaml @@ -45,6 +45,15 @@ properties: When present, the chip's PWM will operate at ~22kHz as opposed to ~3kHz to move the operating frequency out of the audible range. + powerdown-gpios: + maxItems: 1 + description: + GPIO connected to the chip's SDB pin. + Driving this GPIO low places the chip into hardware shutdown mode + for power saving. All register contents are preserved and registers + are not reset during shutdown. The chip exits hardware shutdown mode + when the SDB pin is pulled high. + "#address-cells": const: 1 @@ -158,6 +167,7 @@ additionalProperties: false examples: - | + #include #include i2c { @@ -170,6 +180,8 @@ examples: #address-cells = <1>; #size-cells = <0>; + powerdown-gpios = <&gpio0 11 GPIO_ACTIVE_LOW>; + led@1 { reg = <1>; color = ; -- 2.53.0