From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-lf1-f43.google.com (mail-lf1-f43.google.com [209.85.167.43]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id F3CD739D6CF for ; Mon, 11 May 2026 07:46:00 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.167.43 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1778485569; cv=none; b=t22G5jwQnZ8nglnImSd8nCDPBXQnIBaoaQlLpQ1uoP7v5TKoepvfn4hpr91iBtxpJjtYd4si4ByO5OVqF7rVPbIdL1flILxfGaYPlwDmFXf+TuLoxNZu8ZZygg9NqtLb5YvyJJpE4g+m+XEth6B9xOdIRWTvXKpv9YGDnwqv2Ow= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1778485569; c=relaxed/simple; bh=c+EH/hXRJdrpmjmHibfkAOD6Pb40AA262yyOb7eHym8=; h=From:To:Cc:Subject:Date:Message-ID:MIME-Version; b=SLGlMY61miOkrwLgSptFUgWsDuLNrn67U4T7EBwxo2QKvpsYlKJp6CcaPY1quYodlbHtQYqRw12rPpyFkVx8Saeu4Om95Qs6TW5y8a0bWAfrRko20qiHwppfQHaNiE+5VvFlMsa5m+6By/+rEp6NlxseWQrVrDVBZf2urH+u344= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=qcIC1GQ8; arc=none smtp.client-ip=209.85.167.43 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="qcIC1GQ8" Received: by mail-lf1-f43.google.com with SMTP id 2adb3069b0e04-5a884815606so3922603e87.0 for ; Mon, 11 May 2026 00:46:00 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1778485556; x=1779090356; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to; bh=hQSj4yb9M7hPwSpBxDj8hHK3jRimcbsKCK5DUSyRAe0=; b=qcIC1GQ8pucBYrQYfrU3BseQErBW2g4CjGFrqg/ZHZF3FeoaL3UlobYoEqbFEjODIw lfvoFnUhjblwGuH/3FVl3ocr5N00YViBvQIUd0Pg/eYmS+9vuz8OghkQiGh6gYsZU5MD NxYgd4zn19+Kh2tOYTlQxpOPavxx6fRYtTItIbfbUbzU13OPnb3NcL9FilfjGteTdjZ4 0Pl9SBpvM2Tn2zavntGCjePeyF2Oh7UGdBzeAzieWnoFTGv147c2jAzcK9TBmg3mogx1 sJrsvr7ZeUwY/Yi0wfIQz7vi6lGv9pC5u68Y6wKPcDqCnj7mFDv5e/HXkhMdyuMIm79l jpmA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1778485556; x=1779090356; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-gg:x-gm-message-state:from:to:cc:subject:date :message-id:reply-to; bh=hQSj4yb9M7hPwSpBxDj8hHK3jRimcbsKCK5DUSyRAe0=; b=kGnnEaIZQUqU2w0aG4n5LHH6uT4dFq6oBklETDJmw1o9uveGhvMuDZyAxOg0Y0RhgV 6KdZeFr1etdjlQvna+pXvzVOKsMBQ1gOY4HlRyczmAFHGED3nMH1Qgl+tmZhxCOxtnPm qb4oy8zYYEOy4PGJJx6h/4xs0UNtCQPclvcmJXpHFUT/7D84fPsuzhkdsfbcAJKWibtN cWUq8seKTNlC64DsrLrc6cHo5mWKcK0m5JPxs1iRdk4jriYMZmy7KbLf2o0XzZgeeY9f 4L7clC0yLJKthVM56XFzwgbmL2DE5ID/7qayWAX66TNa7UIreRY6h160f2DU2wjtyOpP 1tbQ== X-Forwarded-Encrypted: i=1; AFNElJ8zv7ARfGTwzTssf+EtF1LDJentTo933c55XbfNeEPjUpNl3ve4oaVHMmw65tuFw8q/fUvUsN41YAsO47o=@vger.kernel.org X-Gm-Message-State: AOJu0YzdWgAlgrCOEAj2sB3wtGWnVz75b1UG8vzlyNhd/t9t/f/QFiFU t5e1T4X+VWL4h/tOSfKQvZ7In1bm1IdRWUheCTW/xUU3Uo7EwIMznzYR X-Gm-Gg: Acq92OHRpqOpj8IdhhqG6OOBK6yJkqsGPVCghuhSLR/E13zgvrYqzDgkQySctgR0K5F fbISDfMc7xvLBSvicXXjnr5s6i8yXMzf9VC6M8uW3xMEtiAMA5CgzOwBG08JetLtCBLQW1SJMii /ZSYRtEd3n9KM0kHfM63JYvdDiOYdHRzg416ChxhADrbspne4daIGfsDVJ6WdkR5bwToB9u6Ant Bu/Xpk5y85s1jZVEzSDcB2IhsezU50t6QhiuAcguwdYephqUeSojXWQci1frqYkSCArRENDDLBN YrZz7TLwgvrf/h57jk5n8bZeNDrU/AISx5cIybbjaj5/T04VQriRKzCU8PbSo0ETRNww/ZGhvjc hQRPJ8Nd88BEni3D5ov7+Cz/av8+nVpYNjWZc2NKUNfoXijoCqfzkgxRpyK4IuUM7CRmjeoCBDp t4WxQGRItQpZlZ X-Received: by 2002:a05:6512:308b:b0:5a8:89c5:2bee with SMTP id 2adb3069b0e04-5a889c52ce3mr9201102e87.39.1778485556237; Mon, 11 May 2026 00:45:56 -0700 (PDT) Received: from xeon ([188.163.112.56]) by smtp.gmail.com with ESMTPSA id 2adb3069b0e04-5a8a952705asm2404394e87.32.2026.05.11.00.45.55 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 11 May 2026 00:45:55 -0700 (PDT) From: Svyatoslav Ryhel To: Thierry Reding , Mikko Perttunen , David Airlie , Simona Vetter , Jonathan Hunter , Diogo Ivo , Svyatoslav Ryhel Cc: dri-devel@lists.freedesktop.org, linux-tegra@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH v4 0/2 RESEND] gpu/drm: tegra: add DSI support for Tegra20/Tegra30 Date: Mon, 11 May 2026 10:45:35 +0300 Message-ID: <20260511074538.24563-1-clamor95@gmail.com> X-Mailer: git-send-email 2.51.0 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Tegra20/Tegra30 DSI is quite similar to Tegra114+ apart MIPI calibration logic and clocks. With a few minor tweaks, existing tegra DSI driver should work on Tegra20/Tegra30 devices just fine. Tested on Motorola Atrix 4G (T20) and ASUS VivoTab RT TF600T (T30). This patchset depends on Tegra20/Tegra30 CSI bringup since both share MIPI calibration logic. Ideally these patches should be picked after CSI bringup but they will not break anything even if picked before CSI patches. --- Changes in v2: - removed all MIPI calibration, it is handled within CSI bringup - added per-soc structures into of_match - added fix for hang caused by register access with uninited hw Changes in v3: - switched from version DSI to boolean flags - added comment regarding Tegra30 clock configuration - commits were picked: "clk: tegra20: reparent dsi clock to pll_d_out0" "ARM: tegra: adjust DSI nodes for Tegra20/Tegra30" - commit adapted to recent DSI changes: "gpu/drm: tegra: dsi: move prepare function at the top of encoder enable" > "gpu/drm: tegra: dsi: re-add clear enable register if DSI was powered by bootloader" Changes in v4: - switched to device_get_match_data and added check - added comment regarding Tegra124+ quirk - adjusted commit titles and message formatting --- Svyatoslav Ryhel (2): drm/tegra: dsi: add support for Tegra20/Tegra30 drm/tegra: dsi: re-add clear enable register if DSI was powered by bootloader drivers/gpu/drm/tegra/drm.c | 2 + drivers/gpu/drm/tegra/dsi.c | 126 +++++++++++++++++++++++++++--------- drivers/gpu/drm/tegra/dsi.h | 10 +++ 3 files changed, 107 insertions(+), 31 deletions(-) -- 2.51.0