From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 1EF873F211F for ; Thu, 14 May 2026 13:54:07 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1778766848; cv=none; b=Z7NwW3r/1wj/kdRzLegdSrWKbc5tUiR2q4SluC3NEW42UjCkjx/LvdXTRksAqr5JSmK5vOZJuv79SfvcmgQZUm5MKMdi9yyY5/mjKys64P7+lVHROTOJ7QnCj8qDtwUK+OULLm44/Kz6oub2m9f5zUAchjXvQNrktN3EYVf+t5E= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1778766848; c=relaxed/simple; bh=DOeFcLmbLl6/c6PNL41fdFCwCvPpUFyJ4gmuzNba82A=; h=From:To:Cc:Subject:Date:Message-ID:MIME-Version; b=mXjdcV2IYQcaoX8H+vvmxTxAxvmmtU/a3Mjel3b9DE6y9cYDkf/Bzwr7dbTzppy32dC2Fum8r03RRrSj3OE5MsLJCIdh5lvNpu5CDrPyaSiq/nFborpZfPR4+fMUWaCp1uzVVdMKFYa1JBQ/g2JCx96tNz65E7WXjhRNbna7kJk= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=I9pgVHti; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=ZUjLPSPY; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="I9pgVHti"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="ZUjLPSPY" Received: from pps.filterd (m0279865.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 64EBeQGT3951585 for ; Thu, 14 May 2026 13:54:06 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:date:from:message-id:mime-version :subject:to; s=qcppdkim1; bh=UfNdfXL9HFmBgf8J4W1GiVknjJBwcKvLIPV YPC3419o=; b=I9pgVHtinYWTOfU5xSAu2koTsED3qjnLsFWnZNXdgIrmw0xEsbl cOaV5qe1G/vDgTAPdEUxlt1V1JwhUIaRIFcqGcDHsMN223IU8JH2Qz1C2ciqxA1o cVr7XXLhf/qaLNL4GWol+FPh0sz+2WluV/zKKqNHrDefH5I+ETqeP20Qajwa40wK 0wXIH5ZhTZn3dFSXPSwJYzZIk0RPjeHmejZ6EVhkEXapwLnqOhTrWx3jEWHn9X15 i//pwG9dgH7HcM1DumFNU1F0Ed9V64ij+1mOEBs8vOW0XwJNLE1Ec3ero0y4TL1B ktPfyMtNa5cYAK1ctlETyCVYlLaWadSJICA== Received: from mail-pl1-f200.google.com (mail-pl1-f200.google.com [209.85.214.200]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4e57ksssc6-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Thu, 14 May 2026 13:54:06 +0000 (GMT) Received: by mail-pl1-f200.google.com with SMTP id d9443c01a7336-2b4678c6171so85492995ad.1 for ; Thu, 14 May 2026 06:54:06 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1778766846; x=1779371646; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to; bh=UfNdfXL9HFmBgf8J4W1GiVknjJBwcKvLIPVYPC3419o=; b=ZUjLPSPYVNWurD4pbsZyJ1xqCF/B7fCqLwMU4pJ+tGgieVkyqulGRvzCVtGdmEURnu cTO+v8pfX71YMC8xrsgLgwSF9B49aP6k4kDkqkbysWHnsoVulTTlQg3rCzsgymhThn19 1U9sWnmQ+UYEmtoGELv5jApV5kgZxANJ4p9v8MKie9J+DksxYsuQq2Icg4aahREsEOdl AvaMxcK/q+gXIoebpqNNRLwroBx0YDfkdDwx8t/MsuSSRk0dmclN37LG9dvXGmUvtEy1 Ahz6zRsGzI0GD5+jVm8GjAK7EEdd5lvogwct4fqfIY0ZxW1dt/ZFta/YQIZ3rSbiMkLQ HsWA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1778766846; x=1779371646; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-gg:x-gm-message-state:from:to:cc:subject:date :message-id:reply-to; bh=UfNdfXL9HFmBgf8J4W1GiVknjJBwcKvLIPVYPC3419o=; b=HAOC+k8aX7wW6IidXuaG3yjHibYrHo/95bHn4fSpWVrZrGI0fd/SI4IHJ/gZ+T3Rzs vCbLVeFHrfcANNX97t7qPneb8nwVX39MRCeAl1aA/J+shpUH8sYKPgAq/0HZJiyNeH1W q3Q+/8NeJKC1Yf4v7E9sFb3M1xF6UDLeGPHGMlVzaTJNCphKngpTVgnOg551DjOhAiCN 9fP6Lw+1VVRc2CBZAaKL1Ge0K3dGIR4+le8weNduUwayLvH+dI1I6E+gDEBPSfKLLnG3 Najfg/lbqOUuBsoeE3K+FEB0MwssV0BNnGeZn/KZSVxp5gb28CaEOSq0VID33JDMSsR+ LfPg== X-Forwarded-Encrypted: i=1; AFNElJ+zXxNP4GR62rlxoDx9LLF0WSTigeV4jNcoSLAldDeMCuGVb2XvelYP6RuDIM5quc9Ec5qZyhzPguuRgOA=@vger.kernel.org X-Gm-Message-State: AOJu0YzCAk+dOsbzhA+V8PTrvNX9ivZrAvw9GgoavD+FBLCmZghsykvG DjwU9msxfdkADBxsranngmKHhnr3YtIFtuQGykyTKKhOXb7TM4JAU6TXifINpFSogbcyP/u56rq WnPbj8/8JlAk10w3REdJVAQpKiPizbMZh8a+nqkAKeS5uetHx2nxRMb0AXK0Muh1iCRM= X-Gm-Gg: Acq92OFNP4ohFoLM6eHrYniuylYoX9svKSMdsRoPq3oN/L+iD1RgVL+xgV6bV10PmHh oc722p5LeY3qwbjNV5/0aHNIaEN0oiq0MpWmF1NV4ADB+J2uTyLv8QXyGumGxWkfx4VZ9Xmfs0o kIZ4aTfC1SVo5ajGla4xifAKE11grHF9PI4p4q+Vx1ESlagMQSb951aoy+t5957OFsXHXkUc64Q iOMDaZmExsPxbzWEuq4r/F0zZ4dWKDlIJP6gmj1rn8bUsftV7ZJQP2uu1u63XqqHZtcYpULKwAy BEgBm6mlviP+f5uDr57/tnLERPqKLlykVHfELDKXVvlN8lBaxcwTbmz2YaW/TZnRtZl2ITOx1eM 8DE9dXOVQfCFBRyl2V1II4cBSe+RFIGAl X-Received: by 2002:a17:903:8cd:b0:2bd:6727:d68d with SMTP id d9443c01a7336-2bd6727d7d0mr23343755ad.23.1778766845290; Thu, 14 May 2026 06:54:05 -0700 (PDT) X-Received: by 2002:a17:903:8cd:b0:2bd:6727:d68d with SMTP id d9443c01a7336-2bd6727d7d0mr23343215ad.23.1778766844707; Thu, 14 May 2026 06:54:04 -0700 (PDT) Received: from localhost ([2601:1c0:5000:d5c:4ec8:83f5:8254:6891]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-2bd5bd5fe67sm28572595ad.3.2026.05.14.06.54.04 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 14 May 2026 06:54:04 -0700 (PDT) From: Rob Clark To: dri-devel@lists.freedesktop.org Cc: linux-arm-msm@vger.kernel.org, freedreno@lists.freedesktop.org, Akhil P Oommen , Anna Maniscalco , Rob Clark , Abhinav Kumar , Bill Wendling , David Airlie , Dmitry Baryshkov , Jessica Zhang , Justin Stitt , Konrad Dybcio , linux-kernel@vger.kernel.org (open list), llvm@lists.linux.dev (open list:CLANG/LLVM BUILD SUPPORT:Keyword:\b(?i:clang|llvm)\b), Maarten Lankhorst , Marijn Suijten , Maxime Ripard , Nathan Chancellor , Nick Desaulniers , Sean Paul , Simona Vetter , Thomas Zimmermann Subject: [PATCH v6 00/16] drm/msm: Add PERFCNTR_CONFIG ioctl Date: Thu, 14 May 2026 06:39:48 -0700 Message-ID: <20260514134052.361771-1-robin.clark@oss.qualcomm.com> X-Mailer: git-send-email 2.54.0 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Proofpoint-GUID: h8qt80wyElp3oH84cdKdOsxK9m_CfWhF X-Authority-Analysis: v=2.4 cv=KZbidwYD c=1 sm=1 tr=0 ts=6a05d3fe cx=c_pps a=IZJwPbhc+fLeJZngyXXI0A==:117 a=xqWC_Br6kY4A:10 a=NGcC8JguVDcA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=Um2Pa8k9VHT-vaBCBUpS:22 a=e5mUnYsNAAAA:8 a=VwQbUJbxAAAA:8 a=EUspDBNiAAAA:8 a=y2SdjSjt7DsdxN5ViJQA:9 a=uG9DUKGECoFWVXl0Dc02:22 a=Vxmtnl_E_bksehYqCbjh:22 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNTE0MDE0MCBTYWx0ZWRfX6eIbjaLHF+5k eifB1NmgL/u8tiBoo7K3FYVWe9FnhTKEb84NkX867CDjFMjIv07Mli/dGItru9hK99yUuvKBQAa B0jGrL4S4LbSHfq69RNVvbp/2nWMVvCb31Kgc5c2Hv663dRrcIMklGXKMhjDX+qIqMIlSxTi3Xx qGTC7O67ZRTVoGHXKO3OqSuc530Z/QuVBNI2jf6+kbMn6ikOtivj0ELRB60Z43YSg2Gnmcgu0T7 L8ZooRWOAQP4me4UAQaYN1339DshnRhSAgwAydAmuTJPhe4PjHhy7YhBG7gxUOQRPVlu2ydHnUP YS1QkT9lbPHOyxWENk+qGqKfNQ5967nbomfy10lPBt682q8FR18jECgmwr/CDeExHRjAkCYagw4 C/+d8Lt504Y6mLKrTRQwBbFYb/NMwuykcXJFt/Bf9mJQch0hGo+gDMUPqhxsTGy8ayVE8ZLhEVR yNJBPsumzVp3VM88LjA== X-Proofpoint-ORIG-GUID: h8qt80wyElp3oH84cdKdOsxK9m_CfWhF X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-05-14_03,2026-05-13_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 clxscore=1015 bulkscore=0 impostorscore=0 phishscore=0 lowpriorityscore=0 priorityscore=1501 adultscore=0 malwarescore=0 spamscore=0 suspectscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2605050000 definitions=main-2605140140 Add a new PERFCNTR_CONFIG ioctl, serving two functions: 1. Global counter collection (restricted to perfmon_capable()) using the MSM_PERFCNTR_STREAM flag. Global counter sampling is, global, across contexts. Only a single global counter stream is allowed at a time. 2. Reserve counters for local counter collection. Local counter collection is local to a cmdstream (GEM_SUBMIT), and as such is allowed in all processes without additional privileges. The kernel enforces that counters assigned for global counter collection do not conflict with counters reserved for local counter collection, and visa versa. Since local counter collection is scoped to a single cmd- stream, multiple UMD processes can overlap in their reserved counters. But cannot conflict with global counter usage. In the case of local counter collection, the UMD is still responsible for programming the corresponding SELect registers, and sampling the counter values, from it's cmdstream. But by performing the reservation step, the UMD protects itself from the kernel trying to use the same SEL/counter regs for global counter collection. For global counter collection, the kernel programs SEL regs, and sets up a timer for counter sampling. Userspace reads out the sampled values from the returned perfcntr stream fd. Releasing the global perfcntr stream is simply a matter of close()ing the fd. The final two patches wire up the needed support for global counter stream collection while IFPC is active, and drops disabling of IFPC. The mesa side of this is at: https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/41158 igt test at: https://gitlab.freedesktop.org/robclark/igt-gpu-tools/-/commits/perfcntrs wiki page about the design: https://gitlab.freedesktop.org/drm/msm/-/wikis/adreno:-perfcounter-UABI Changes in v6: - Reword comment [Anna] - Link to v5: https://lore.kernel.org/all/20260511130017.96867-1-robin.clark@oss.qualcomm.com/ Changes in v5: - Drop unnecessary runpm in ioctl path - Link to v4: https://lore.kernel.org/all/20260506171127.133572-1-robin.clark@oss.qualcomm.com Changes in v4: - Fix null ptr deref on older gens without perfcntr support [Claude] - Add upper limit to userspace controlled FIFO size [Claude] - Fix nr_regs calculation [Claude] - Link to v3: https://lore.kernel.org/all/20260504190751.61052-1-robin.clark@oss.qualcomm.com/ Changes in v3: - Fix loop counter issue spotted by Claude review - Add MSM_PERFCNTR_UPDATE flag to ask kernel to return the actual # of available counters in case of -E2BIG - Proper barriers for modifying pwrup_Link - Link to v2: https://lore.kernel.org/all/20260424151140.104093-1-robin.clark@oss.qualcomm.com Changes in v2: - Rework makefile magic based on Dmitry's suggestion, and add a2xx/a5xx perfcntr tables (although only a6xx+ is supported at this point) - Fix compile error for compilers that are picky about a struct that only contains a flex array - Drop a6xx_idle() under gpu->lock in a6xx_perfcntr_configure(), replace with perfcntr_fence that sel_worker can check - Add a7xx+ pwrup_reglist support for restoring SELect regs on exit from IFPC. (a6xx doesn't support IFPC, and the pwrup_reglist works a bit differently) - Stop disabling IFPC when global counter stream is active. - Link to v1: https://lore.kernel.org/all/20260420222621.417276-1-robin.clark@oss.qualcomm.com/ Rob Clark (16): drm/msm: Remove obsolete perf infrastructure drm/msm: Allow CAP_PERFMON for setting SYSPROF drm/msm/adreno: Sync registers from mesa drm/msm/registers: Sync gen_header.py from mesa drm/msm/registers: Add perfcntr json drm/msm: Add a6xx+ perfcntr tables drm/msm: Add sysprof accessors drm/msm/a6xx: Add yield & flush helper drm/msm: Add per-context perfcntr state drm/msm: Add basic perfcntr infrastructure drm/msm/a6xx+: Add support to configure perfcntrs drm/msm/a8xx: Add perfcntr flush sequence drm/msm: Add PERFCNTR_CONFIG ioctl drm/msm/a6xx: Increase pwrup_reglist size drm/msm/a6xx: Append SEL regs to dyn pwrup reglist drm/msm/a6xx: Allow IFPC with perfcntr stream drivers/gpu/drm/msm/Makefile | 27 +- drivers/gpu/drm/msm/adreno/a2xx_gpu.c | 7 - drivers/gpu/drm/msm/adreno/a3xx_gpu.c | 16 - drivers/gpu/drm/msm/adreno/a4xx_gpu.c | 3 - drivers/gpu/drm/msm/adreno/a5xx_gpu.c | 16 +- drivers/gpu/drm/msm/adreno/a6xx_gmu.c | 10 +- drivers/gpu/drm/msm/adreno/a6xx_gpu.c | 217 +- drivers/gpu/drm/msm/adreno/a6xx_gpu.h | 15 +- drivers/gpu/drm/msm/adreno/a6xx_preempt.c | 2 +- drivers/gpu/drm/msm/adreno/a8xx_gpu.c | 33 +- drivers/gpu/drm/msm/adreno/a8xx_preempt.c | 2 +- drivers/gpu/drm/msm/adreno/adreno_device.c | 8 +- drivers/gpu/drm/msm/adreno/adreno_gpu.c | 7 +- drivers/gpu/drm/msm/msm_debugfs.c | 6 - drivers/gpu/drm/msm/msm_drv.c | 2 +- drivers/gpu/drm/msm/msm_drv.h | 13 +- drivers/gpu/drm/msm/msm_gpu.c | 119 +- drivers/gpu/drm/msm/msm_gpu.h | 104 +- drivers/gpu/drm/msm/msm_perf.c | 235 -- drivers/gpu/drm/msm/msm_perfcntr.c | 650 ++++++ drivers/gpu/drm/msm/msm_perfcntr.h | 155 ++ drivers/gpu/drm/msm/msm_ringbuffer.h | 2 + drivers/gpu/drm/msm/msm_submitqueue.c | 3 +- .../msm/registers/adreno/a2xx_perfcntrs.json | 109 + drivers/gpu/drm/msm/registers/adreno/a3xx.xml | 8 +- drivers/gpu/drm/msm/registers/adreno/a5xx.xml | 141 +- .../msm/registers/adreno/a5xx_perfcntrs.json | 128 + drivers/gpu/drm/msm/registers/adreno/a6xx.xml | 1300 ++++++----- .../msm/registers/adreno/a6xx_descriptors.xml | 71 +- .../drm/msm/registers/adreno/a6xx_enums.xml | 3 + .../msm/registers/adreno/a6xx_perfcntrs.json | 105 + .../msm/registers/adreno/a7xx_perfcntrs.json | 228 ++ .../msm/registers/adreno/a8xx_descriptors.xml | 96 +- .../msm/registers/adreno/a8xx_perfcntrs.json | 240 ++ .../msm/registers/adreno/a8xx_perfcntrs.xml | 1929 +++++++++++++++ .../msm/registers/adreno/adreno_common.xml | 42 + .../drm/msm/registers/adreno/adreno_pm4.xml | 50 +- drivers/gpu/drm/msm/registers/gen_header.py | 2079 +++++++++-------- include/uapi/drm/msm_drm.h | 48 + 39 files changed, 6017 insertions(+), 2212 deletions(-) delete mode 100644 drivers/gpu/drm/msm/msm_perf.c create mode 100644 drivers/gpu/drm/msm/msm_perfcntr.c create mode 100644 drivers/gpu/drm/msm/msm_perfcntr.h create mode 100644 drivers/gpu/drm/msm/registers/adreno/a2xx_perfcntrs.json create mode 100644 drivers/gpu/drm/msm/registers/adreno/a5xx_perfcntrs.json create mode 100644 drivers/gpu/drm/msm/registers/adreno/a6xx_perfcntrs.json create mode 100644 drivers/gpu/drm/msm/registers/adreno/a7xx_perfcntrs.json create mode 100644 drivers/gpu/drm/msm/registers/adreno/a8xx_perfcntrs.json create mode 100644 drivers/gpu/drm/msm/registers/adreno/a8xx_perfcntrs.xml -- 2.54.0