From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-ej1-f54.google.com (mail-ej1-f54.google.com [209.85.218.54]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id ADEDF3FAE1D for ; Fri, 15 May 2026 08:22:46 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.218.54 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1778833368; cv=none; b=PLHV6X5UvRMyVIoPiw92y4YME+M0fNiXn0mpgcZh0dI1cPtbEeCOw/kPt40cr+KLHhyDnpU+kaLmy4K/SgMIRnckTkeITWQMiioOXQus5lGVne+4EWSIuXjT5IqjS3q+GuqDOj9pWrBLKfkTgdcbBG1hqsdObhtE2OKdYwiaMlE= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1778833368; c=relaxed/simple; bh=FxWP70yLR1Waig5F8wMjCk/Ageb0vB2V1dI0NxRuuYA=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=KhRK1gvHy/1C/b8uyjlFyS2zQ32EXYX4vhh+WvbXl1vDk4PCxwpAA94bYaowtYxdLldSDqgPX6JgUhs75aFHm4gemK9mzJGGP+PSU/C0nyIw6+zGE0Gt34IToDJxvgVd3XjS4Svktdyfoa5rs9odQgx336lIIXK+MD74ZLyPbUc= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com; spf=pass smtp.mailfrom=amarulasolutions.com; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b=SVUmXHDb; arc=none smtp.client-ip=209.85.218.54 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b="SVUmXHDb" Received: by mail-ej1-f54.google.com with SMTP id a640c23a62f3a-b9358dd7f79so1422859466b.1 for ; Fri, 15 May 2026 01:22:46 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1778833365; x=1779438165; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=/jyqc86C0RaOsmVCtF4adD//ESUXJ+e9Bl/YFrb0r+E=; b=SVUmXHDb5ZaDk6FQHP7x/f7RNRkdYeCnEm/3GWEB2ik4LhI4fzGzSTywF08Xsgl6X2 bjzrIyl9DlVTkCyIyUXM6ljDJInUBJDWYvXOXoNukXK+sjg0gevNqyuxAAsbYIQKQsXW k/CE2a6c0vGz7Cu/0FX1JScNVwVhDfs/RS7z8= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1778833365; x=1779438165; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=/jyqc86C0RaOsmVCtF4adD//ESUXJ+e9Bl/YFrb0r+E=; b=mCChQuMm/es0UFwNTmY41Cc14G+HfVo2UJboqOOKdpOQpFQrHoNnMKeZdXzB6Xsq9I XKqiF6FcHo+Ltm4QwkWyhxAu0T4l5omM8ueUyEjwSEpBKfhX5T2R7KuUTTSevLVSwxE0 95Wo6/C9J6YrzGBoBbY0Xig+YdILe4kyNO++BlDTGdgef/AEx+iAkwkqn9ewLUisdSiW 8ljl6+d05G2CsbwYW8+EHMQaMz/zCUKqPTn+hkl6KFY3yQaDW2d6VfoYpZZM/Gc2FTOh p7pPrkFK7YTQ1BtnCfDQsatIqsGvRr6VCwJoBK+Bc2D/Nua68mOaGJKAJDczLsW1+fFX 4pZQ== X-Gm-Message-State: AOJu0YxYsuUoX8/nNliTz/UTfg5s2Us9fJmdOP62foOWqDhk5jSICs1A HlCw4P42vfp/y3CYp3FwL+Gmg8qm+FzzJ6wm4E+b9hFSW3jJ90/7ZfPr+t6ap5PeZhuaNgtIsRZ C9rQv X-Gm-Gg: Acq92OExk+C6nUmODSFfa7YYz1+Cnd3NZ7eM997F6akmVOefumklXA0nfn6R5otTmWH tulOWDoT/UwvpB7xL71HS/Cp62/rtmc7YeUaUtU+/3ZqnKwVGByKc6Sry2RIC+A/sj7v3gH0hRj /rxNHyvX7zJA+Xww3bXN2W92y9eQiFM/4yHmJuM506ew889t8g4Ay0/Hgw51a+fHi2MJL18aH+k H921RtpDXi6YzFsDUnExDzk8LnBwcvz8oEH7xvLTOxKZcaYA6MVrWRsl5/snBjlhIPfh14eV4EQ RhGJMGWV64T6n2A6exPiig2+EH701GzdQap6IBQJZkEWGC8ncLReYIYmU3TiS3n3fKToo1FlpA9 8trWQ3B567OIYdRVF2gqnsIiODnOJSgVG5CKzfdpRg0D97OkyF8UFKfSfYMZH5GDNDLX/F+oEQt rUe5qkdYiGimcBJ49Tl2fVyZ7I+VQ92tze8PhbliQ9Y/Lsm6K5xEM/E7knNBqEm/X3VYYo8uXfo deNZxYV3g+d7VknsGvtkirF4fT8c/q/mvnXAVFYhRD8Tnce X-Received: by 2002:a17:907:94d0:b0:bd4:f3e2:ee5 with SMTP id a640c23a62f3a-bd51790b44fmr119141466b.23.1778833365102; Fri, 15 May 2026 01:22:45 -0700 (PDT) Received: from dario-ThinkPad-P14s-Gen-5.amarulasolutions.com ([2.196.42.112]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-bd4f4e4d54dsm189529966b.47.2026.05.15.01.22.43 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 15 May 2026 01:22:44 -0700 (PDT) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: Dario Binacchi , Michael Trimarchi , David Airlie , Jessica Zhang , Maarten Lankhorst , Maxime Ripard , Neil Armstrong , Simona Vetter , Thomas Zimmermann , dri-devel@lists.freedesktop.org Subject: [PATCH v2 2/2] drm/panel: simple: Add AM-1280800W8TZQW-T00H Date: Fri, 15 May 2026 10:22:01 +0200 Message-ID: <20260515082232.1766586-2-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260515082232.1766586-1-dario.binacchi@amarulasolutions.com> References: <20260515082232.1766586-1-dario.binacchi@amarulasolutions.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Add Ampire, AM-1280800W8TZQW-T00H 10.1" TFT LCD panel timings. Co-developed-by: Michael Trimarchi Signed-off-by: Michael Trimarchi Signed-off-by: Dario Binacchi --- Changes in v2: - Insert the new data in alphabetical order in drivers/gpu/drm/panel/panel-simple.c. drivers/gpu/drm/panel/panel-simple.c | 28 ++++++++++++++++++++++++++++ 1 file changed, 28 insertions(+) diff --git a/drivers/gpu/drm/panel/panel-simple.c b/drivers/gpu/drm/panel/panel-simple.c index 236bd56208cc..1bf21cd836c1 100644 --- a/drivers/gpu/drm/panel/panel-simple.c +++ b/drivers/gpu/drm/panel/panel-simple.c @@ -820,6 +820,31 @@ static const struct panel_desc ampire_am_1280800n3tzqw_t00h = { .connector_type = DRM_MODE_CONNECTOR_LVDS, }; +static const struct drm_display_mode ampire_am_1280800w8tzqw_t00h_mode = { + .clock = 72400, + .hdisplay = 1280, + .hsync_start = 1280 + 40, + .hsync_end = 1280 + 40 + 80, + .htotal = 1280 + 40 + 80 + 40, + .vdisplay = 800, + .vsync_start = 800 + 10, + .vsync_end = 800 + 10 + 18, + .vtotal = 800 + 10 + 18 + 10, +}; + +static const struct panel_desc ampire_am_1280800w8tzqw_t00h = { + .modes = &ire_am_1280800w8tzqw_t00h_mode, + .num_modes = 1, + .bpc = 8, + .size = { + .width = 217, + .height = 136, + }, + .bus_flags = DRM_BUS_FLAG_DE_HIGH, + .bus_format = MEDIA_BUS_FMT_RGB888_1X7X4_SPWG, + .connector_type = DRM_MODE_CONNECTOR_LVDS, +}; + static const struct drm_display_mode ampire_am_480272h3tmqw_t01h_mode = { .clock = 9000, .hdisplay = 480, @@ -5193,6 +5218,9 @@ static const struct of_device_id platform_of_match[] = { { .compatible = "ampire,am-1280800n3tzqw-t00h", .data = &ire_am_1280800n3tzqw_t00h, + }, { + .compatible = "ampire,am-1280800w8tzqw-t00h", + .data = &ire_am_1280800w8tzqw_t00h, }, { .compatible = "ampire,am-480272h3tmqw-t01h", .data = &ire_am_480272h3tmqw_t01h, -- 2.43.0 base-commit: 70eda68668d1476b459b64e69b8f36659fa9dfa8 branch: am-1280800N3tzqw-to00h