From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-wr1-f41.google.com (mail-wr1-f41.google.com [209.85.221.41]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 9D20B48035B for ; Mon, 18 May 2026 14:32:24 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.41 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1779114749; cv=none; b=jYoEqrbYzQTGJ6EJIcK+Co0dM3S9juxd5Fy8HJPOsbnZ//crYo1ZXPBOvQWnqevUol+iCctUNwfvFwvU1OeaPm3/FEmR/DEo8hBTQe9kzODz7830mjPFt+L03/sNo1mrPD/BYA69r4H3tJabet559wIC7aSKoW/POjTcnJPRwDg= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1779114749; c=relaxed/simple; bh=CGY0TtS6GgsBYi1T/QYBCq6DoxGIyFcJkZLo1gMrytY=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=XUBIO1KOPOer9CelvjBsybn2xHG5lwGeQQkFg7JZjP3BmRmmmptLkwXcm46tPh5Wa72V0Z8pq+l3LzHC49ZcS/2BWYiLSB/47aDJuLV3Vpsmf8NIAJYkZs16KghA9eyjWU/+mYFock2hgHeDV2cMg8BmVvTQxoo4QEUBDhoe7ac= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com; spf=pass smtp.mailfrom=amarulasolutions.com; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b=fuyoVCdl; arc=none smtp.client-ip=209.85.221.41 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b="fuyoVCdl" Received: by mail-wr1-f41.google.com with SMTP id ffacd0b85a97d-45562c41ec7so1380842f8f.1 for ; Mon, 18 May 2026 07:32:24 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1779114742; x=1779719542; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=F82I1V72Vx7fqVbAKfdEbmQ6SnibYwxzPYzRPk1i94Y=; b=fuyoVCdl1yFUj01HFD3CoLdLIwA0UlTKzJvlIbwz9rhnbwxXCx/3N/4rnd4hZot553 8dwWaLv+ZnR/jxX6J+Jri7JA+0WdFJ7TtFtHw4xo0PNU5KfxS6BxSO7V3mbRCaqLVBPG xFA6eBY1HHHz85rWgozfFurvE8h9Dvc6/tdxs= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1779114742; x=1779719542; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=F82I1V72Vx7fqVbAKfdEbmQ6SnibYwxzPYzRPk1i94Y=; b=FJMOn0n+yaqgTQuQl520lI899j7Y/+rPeJk9FSxM0JrZVmlh/aYeVbXekX9f32MWcF yjIRmD+mjHU+XfFswwd5AJwcmMe7geTeHCIQhTCU0e1GTNoyXzXIdS9w0waibq81/o6G W4U+I7cUTXkVIYb8iD3RHqc5nSeON5+XqOvDcer/fKMnCkKo3uKHEAfEhZeVE3RuhGu9 D0atqanMPykvzkf13d2XFN5r8r6BjghPDqXwGHmVvIEdP/R4bHi2UCPie6wIK29ejapE oTRJgnrxpEuFLn9hrjIWZuAGVMjqWrtV+2lViKELfdwbaB87xnnuxKmGMuYR2FA3CLwx Btwg== X-Gm-Message-State: AOJu0Yz0g81A4VgaFx0lKcnknYvR2Lgq8czF1xQOU5h0+az6lcqzwCsx kPDYrpNlL+Jw73VuPsUvssn1y7FDUmqlJTTinbTVyR53OCvLqfp05ntVxiij4z0tfkJ7b1nQQFf RS0rq X-Gm-Gg: Acq92OGauhPy2uxLu1Cr65CIZULv6x6juLbMmi9OSddH2sWj8k8z8sSZH2ajZwiDHYD r3FMBAdgTOZaxFXg74Mikrjnq9cQeW+OFyscaSQL84Ptu+radCu9hMhDN2TL8lcjveNTfC37rqT 7T9ZtVCXwUZQ3SipSYID4s4ebXKacCopPxW51kZ6gAMTahUicP7LbEg+71oPknA6nj2cYX28jKF v7LIdKSqCBaPs+32u+aEzUa8oEAKj5bL8bif7+t33ZLJyeHHjyelykjSg3cY/+t6XkRi07oENYU XduceubsA1+bUfZLDV5abG41vFO6c7+o5CdccDYJnPY01kREP8Q5Tc7MNAJmoNDweuI63DKS2gZ Am6+ERyxZVnYCox2apHH9PI2AtVl02BgGFMm8Q8B+ZukmtBCfdNPUobZrXvcBlD19mJpN+ybIA6 shp/blBuFbOx4S8+dFMV/z6X4WcWadaz2zztBtHWOgh10i9GZWnGnYz0hlIsqxebGp5PYsd0i2i MefWV1ANlYIaEF81GdpyHOOEWaGnm3P1DKKp4X1HRAGgk8JveO1yYQQg0gYXBk6TatyGQ== X-Received: by 2002:a05:6000:438a:b0:45e:82b7:c260 with SMTP id ffacd0b85a97d-45e82b7c364mr4097773f8f.2.1779114742339; Mon, 18 May 2026 07:32:22 -0700 (PDT) Received: from dario-ThinkPad-P14s-Gen-5.amarulasolutions.com ([2.196.43.167]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-45da0a1aeafsm39564572f8f.23.2026.05.18.07.32.20 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 18 May 2026 07:32:21 -0700 (PDT) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, domenico.acri@engicam.com, francesco.utel@engicam.com, Dario Binacchi , Alexandre Torgue , Conor Dooley , Krzysztof Kozlowski , Maxime Coquelin , Rob Herring , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-stm32@st-md-mailman.stormreply.com Subject: [PATCH 12/15] arm64: dts: st: support Engicam MicroGEA-STM32MP257 SoM Date: Mon, 18 May 2026 16:31:27 +0200 Message-ID: <20260518143150.3138712-13-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260518143150.3138712-1-dario.binacchi@amarulasolutions.com> References: <20260518143150.3138712-1-dario.binacchi@amarulasolutions.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Support Engicam MicroGEA-STM32MP257 SoM with: - 8 GB eMMC Flash - 2 GB LPDDR4 DRAM The SoM also provides an Ethernet MAC, but Ethernet support is not enabled at this stage due to a known silicon limitation documented in [1]. This corresponds to section 2.21.2 ("ETH1 RMII mode could have CRC errors"), where CRC errors may occur in ETH1 RMII direct mode when directly connected to I/Os. The workaround requires use of the Ethernet switch (ETHSW), which introduces additional DT bindings and topology complexity. This is intended to be addressed in a separate patch series. [1] https://www.st.com/resource/en/errata_sheet/es0598-stm32mp23xx25xx-device-errata-stmicroelectronics.pd Signed-off-by: Dario Binacchi --- .../dts/st/stm32mp257-engicam-microgea.dtsi | 64 +++++++++++++++++++ 1 file changed, 64 insertions(+) create mode 100644 arch/arm64/boot/dts/st/stm32mp257-engicam-microgea.dtsi diff --git a/arch/arm64/boot/dts/st/stm32mp257-engicam-microgea.dtsi b/arch/arm64/boot/dts/st/stm32mp257-engicam-microgea.dtsi new file mode 100644 index 000000000000..67be66cd1930 --- /dev/null +++ b/arch/arm64/boot/dts/st/stm32mp257-engicam-microgea.dtsi @@ -0,0 +1,64 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * Copyright (C) 2026 Amarula Solutions, Dario Binacchi + * Copyright (C) 2026 Engicam srl + */ + +/dts-v1/; + +#include +#include "stm32mp257.dtsi" +#include "stm32mp25xf.dtsi" +#include "stm32mp25-pinctrl.dtsi" +#include "stm32mp25xxai-pinctrl.dtsi" + +/ { + model = "Engicam MicroGEA STM32MP257 SoM"; + compatible = "engicam,microgea-stm32mp257", "st,stm32mp257"; + + memory@80000000 { + device_type = "memory"; + reg = <0x0 0x80000000 0x0 0x80000000>; + }; +}; + +&scmi_regu { + scmi_vddio1: regulator@0 { + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + }; + scmi_vddcore: regulator@b { + reg = ; + regulator-name = "vddcore"; + }; + scmi_v1v8: regulator@e { + reg = ; + regulator-name = "v1v8"; + }; + scmi_v3v3: regulator@10 { + reg = ; + regulator-name = "v3v3"; + }; + scmi_vdd3v3_usb: regulator@14 { + reg = ; + regulator-name = "vdd3v3_usb"; + }; +}; + +/* eMMC */ +&sdmmc2 { + pinctrl-names = "default", "opendrain", "sleep"; + pinctrl-0 = <&sdmmc2_b4_pins_a &sdmmc2_d47_pins_a>; + pinctrl-1 = <&sdmmc2_b4_od_pins_a &sdmmc2_d47_pins_a>; + pinctrl-2 = <&sdmmc2_b4_sleep_pins_a &sdmmc2_d47_sleep_pins_a>; + non-removable; + no-sd; + no-sdio; + st,neg-edge; + bus-width = <8>; + vmmc-supply = <&scmi_v3v3>; + vqmmc-supply = <&scmi_vddio2>; + mmc-ddr-1_8v; + mmc-hs200-1_8v; + status = "okay"; +}; -- 2.43.0