From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-wr1-f52.google.com (mail-wr1-f52.google.com [209.85.221.52]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id DC7593F6C22 for ; Mon, 18 May 2026 14:32:15 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.52 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1779114739; cv=none; b=tdGc6YNmmcDV277gQAqaXLSd2uWpybLws3SiKWherUty8rnBLEyz3fbaN/l766sQtwrSsWv2sv4uE6Y27zDrwNzKfoen/eYbjW35wFZUx8SEm2IKfLWtZDqzYI9BmltWgnjJA/tNOwUO+/kgkyTWT9P4NCNt2WOlXazV7GCqCtc= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1779114739; c=relaxed/simple; bh=4OqB0xgG4iD1OOImyLLjnZ+ifGxsTvw32hqC5I2s224=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=QDWVfQkmtv8UhVm5Ynnicb0SBSjWmfJwCla/ioIOfvbjnDNtF2HCCtuLaKOQJva4k70xo4jSygAolosMOvR7LiJTKOwyEUPi5dhDglZU8wp/7Lvh6A6UELlOM8c1s+dDw+7qPEXMDuYsMUwlW9p91ydAGXj1Ms+qXtx/bA/oXJI= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com; spf=pass smtp.mailfrom=amarulasolutions.com; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b=BN8LnyP/; arc=none smtp.client-ip=209.85.221.52 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b="BN8LnyP/" Received: by mail-wr1-f52.google.com with SMTP id ffacd0b85a97d-44a5174670eso1270941f8f.1 for ; Mon, 18 May 2026 07:32:14 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1779114732; x=1779719532; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=0slYHxwHAzBwt+7yChfYMvMF5XK5noAXmNpRW6A4alI=; b=BN8LnyP/iLSt83lAp41nOmcUZQHh1w023pks33Fd07LOqydiazRHMFGO9VMzdOKuS8 KL1YPaqUSJPLlWVSv5UMUOJaeQOXeUkIRjUD9Pb54N80sClZN6hPniwZpfxJAaO+G1Vn tx+RE+CVFlp/8nq9R+puEt6aakohGCLwUXlos= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1779114732; x=1779719532; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=0slYHxwHAzBwt+7yChfYMvMF5XK5noAXmNpRW6A4alI=; b=PBuDgzJykKBqLuTFXtUx9HXKWnf0JajcR61yxO/JgvIIfB7xMB5L+vNL4WAvs+IIfm uYlokH+Ez9rMb3yAZe5eIQakchsha4nUC6gAkxwZoTKtEqYzn8YO327dnJVevPtjTaKS TGTULfndvTCyt5gZGLWKhdmrHYalv6jVj5SaRNwvwrBaaK5Ja/WQEYLPC/Z5EiFwQRe6 Njy7mXULt6af5fRF1vlTC9TfXXkfms2OeSVyrRW6d/ZOJYjpLetPKTy4vlkQpizY6pBu zJpN3BcbsCB349WXMvvHSOrw2VW0FeF42/eqE+nDDMpCdJUNHy7dnTitSDr1R8eDoh8V xsJg== X-Gm-Message-State: AOJu0YyYIgDYkuuphNFsJ6HD2G9XV14wZDf7Dy3IDGCo99uE5EWIIgU1 QTBlXxUTGnU9TF61haLt5jd+Ou7LuvF6fVrGU2xGH/zwm5czMdztBIo0ZkijDSxnbbp6kxsX0Sf tcXrs X-Gm-Gg: Acq92OH8G8GaXK2EJeHS08LZ89x57pZjGF0ikoW+fnz1BtIPLUITa5jw6VqG/TneHUz qPjIw3vn75hJRpEPIp7RGb+eveZ5mF/PJx0mDagmaOw/aYBLQkEPr7U6Y0JTLHcqd24yXAoyWx0 SsuxTX3eZAom5kf2vMO5sB+mCohGCvyxM8pKKjFj0yAalwnLBAr/wCwAVNcM9XDgs3bUi6AbWdM l60zagjW/lRPx7Q0u0FB/u3po9OsVa9fAWb1zX0iEE0DPXmAzAwPeFDMbFOY2V9OnYEw+7FXvAb VzWFGYD7Rhl3HoFi4zRw5Faj4/LqalsvEpyi1LcbFmldeQZ49OI3w2ZEvkH4vqhw+/NAO35bnQE XrgaIZlxYRkE5QDgqKajoGXqrRR1JIizR72ukX1dujyH1QjZW/gyx/8fdM3jho1dtme6m0Qh0ZJ 9w63zqd4SvvMKJFN5wGdhMl83xychubV5GCqPaF4dlj5HrvS2mZoK+hzDPgANQnv3i53aUEmZPU x5QxCzRotwpPF58zrKuWLGl84epbbHX4yMSEA8kdegIQnGE X-Received: by 2002:a05:6000:24c9:b0:43c:ffee:ee94 with SMTP id ffacd0b85a97d-45e5c5a0198mr25817515f8f.11.1779114732101; Mon, 18 May 2026 07:32:12 -0700 (PDT) Received: from dario-ThinkPad-P14s-Gen-5.amarulasolutions.com ([2.196.43.167]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-45da0a1aeafsm39564572f8f.23.2026.05.18.07.32.10 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 18 May 2026 07:32:11 -0700 (PDT) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, domenico.acri@engicam.com, francesco.utel@engicam.com, Dario Binacchi , Alexandre Torgue , Conor Dooley , Krzysztof Kozlowski , Maxime Coquelin , Rob Herring , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-stm32@st-md-mailman.stormreply.com Subject: [PATCH 07/15] arm64: dts: st: add pwm2/pwm4 pins for stm32mp25 Date: Mon, 18 May 2026 16:31:22 +0200 Message-ID: <20260518143150.3138712-8-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260518143150.3138712-1-dario.binacchi@amarulasolutions.com> References: <20260518143150.3138712-1-dario.binacchi@amarulasolutions.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Add the pwm2 and pwm4 pins used on MicroGEA-STM32MP257-RMM board. Signed-off-by: Dario Binacchi --- arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi | 34 +++++++++++++++++++ 1 file changed, 34 insertions(+) diff --git a/arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi b/arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi index 4be01a6574c7..eab8ebe71660 100644 --- a/arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi +++ b/arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi @@ -433,6 +433,23 @@ pins { }; }; + /omit-if-no-ref/ + pwm2_pins_a: pwm2-0 { + pins { + pinmux = ; /* TIM2_CH1 */ + bias-pull-down; + drive-push-pull; + slew-rate = <0>; + }; + }; + + /omit-if-no-ref/ + pwm2_sleep_pins_a: pwm2-sleep-0 { + pins { + pinmux = ; /* TIM2_CH1 */ + }; + }; + /omit-if-no-ref/ pwm3_pins_a: pwm3-0 { pins { @@ -450,6 +467,23 @@ pins { }; }; + /omit-if-no-ref/ + pwm4_pins_a: pwm4-0 { + pins { + pinmux = ; /* TIM4_CH1 */ + bias-pull-down; + drive-push-pull; + slew-rate = <0>; + }; + }; + + /omit-if-no-ref/ + pwm4_sleep_pins_a: pwm4-sleep-0 { + pins { + pinmux = ; /* TIM4_CH1 */ + }; + }; + /omit-if-no-ref/ pwm8_pins_a: pwm8-0 { pins { -- 2.43.0