From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-pf1-f169.google.com (mail-pf1-f169.google.com [209.85.210.169]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id BFD0D351C2D for ; Tue, 19 May 2026 05:52:05 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.210.169 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1779169928; cv=none; b=fBYRCFqanue/AALZq6ALTnYFr6Bn5wVrVWE6oMkVUp/RLPsv91W4B/+BxEb/SfAymctAV0ATzxMjzednj6ClYDZX8EI2VONsHtnr7g+5kZVxpaRuFkc2Vmf4Qf8Sktxeopa2LxhCDyo0tLZaATWQqi3OZOVFNZMUcqR79fx6HU4= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1779169928; c=relaxed/simple; bh=kF2LzxdgweAy6FzpXdvDjmf39ogbKBMsqbXNJC0dsg4=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=g7FFjrSpR1P5zuzSsUe1XsXqhPCfPKCdpMtPB5gOZ22+v5xXST7nWK5N3UntSlodqT5vD3Ft4bgpljPJywagPURt0KtpJUY0F5u9UXu/42GC4qf+Aef2uVT0dqt6sDy4TxYX/UZZ2Wg8hG7vkryUvCjTniQTgwx0tXKa40IFCf0= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=sAlYMjbM; arc=none smtp.client-ip=209.85.210.169 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="sAlYMjbM" Received: by mail-pf1-f169.google.com with SMTP id d2e1a72fcca58-83538fbd0b2so1211149b3a.0 for ; Mon, 18 May 2026 22:52:05 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1779169925; x=1779774725; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=f0iPmr2FZaFpGbv5xE0HK6353ex2Wmyxrb+8vBjR4oM=; b=sAlYMjbMHvLuNN51cxPpoiVNCm4D1eePm6DEfsHf4tVDNiSGPE9TFt2LJnBBXv6dlP QfkXBE8rguKl4gwWxi4yVIUDvoukr4aV2mwFKxId5PfyVe3yK58AUXKavtmYJppyABHV 7DjVScIyoisSoyndZtJZJJn/y9S5pnIQXh79cpWIrnZpmffVR9e1ObeJb9H+GgxZf4eg ov7DmuiBDDMpwvauBOssgsyhcFZ8K5fXMgsPR5R9UktKMRUuhpDxBYV1eTd7+NEg+kVa 3N29Kl8IHnfd423+gibR/RZLqrMsV+wRSdlTaGrFp/lVQbLx7gtIyJILpOWEsNIpXQC/ 613w== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1779169925; x=1779774725; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=f0iPmr2FZaFpGbv5xE0HK6353ex2Wmyxrb+8vBjR4oM=; b=iOc1FSKNRoGCQAXmDUWT8xVXaj7r4gJrFSBxZzdZGODodO9UIdsh8f1A1KT5biNfIk e9MwWUh/OB/umbizxKmWZzzaIKO9g5Scg2YBXWkIozRzk+zBTFkK56j8vPTMJ2jl84du ztjZNSZ9ZDHKQJNmUIiXwmvAlJvwV1w/uQ05PqIWhcNkc3FKYhwDn9Q1EyWTGVeQ/Iy8 M3qouctcX1FUFHcxf8G8X/hPNriIjMinYuqRtoOSRgHnbPCQAGFTFhxyNMo322nHwSDK NQqKTrEMVwTU74DyCXUryo6CiLXl4IYMzEyzq0e1EUhYi/7vyp71F1XqaQZs/VGbdcpI Fu/g== X-Forwarded-Encrypted: i=1; AFNElJ8kjcVy38SRSd29HDA4s08jOxlzkFUCTgjBBaag7VAafs417UcM+KhuFKj9TfDz/vmmSV+N9/cQHPn0bfU=@vger.kernel.org X-Gm-Message-State: AOJu0YxNbURwbwdggVqHee5w1zQLEwSEDWiAaLwRVWf1VJvtMitx527y CaUqKYviZcP8cKX5cFCc4fa9Eu8zMQhgw7V9ela7xxt7us12hywba6ia X-Gm-Gg: Acq92OH4Ij5XpISGPfZv3NRELQ+0kfEDWosVVn5kuGM/HxbYCb6pKt2DcsWY4Q+wbUK OhQcX4TWFPE6+dqGfM2ER1LZY/MPI6Zl1ylSQuBh6SQonUlXngruKfVXgTxXzaVpeK/lr1mh3kC 9F/kIFwL5PJjUOEM6B4Q+Uq2JpTVBbmv6PxfKL8v64aYsfLS9xGPPsQBBCRVlhy68reiDPqGWBy oNOIX0pqqWvVhUPph2V+f1siedngws45kAYJMr8iAzGbmZMF24eO0oXymUlOVLaiMfVqXGYAdeC mgd/piVVR33fEYBE8s2zbquVFqZil7trsQTLZO1ixEUl2/NWIuPXHF79j31SWUcEH/K6+NrFj5I x4bIFAX+mwggsM25Us+NyzD9rjga5e2xXorUEF2nJk9cErG4Z1o63Y5bz8hy9sM/vuqfsWj35np UEhLhvHxxeZnPYQ8JPbxTC8xMq4gsmYIUmKwQeW2VgjAlwYP0NitHEBNdGodfQEJ8gXX4K+exPs Z9OD7dk2QAI X-Received: by 2002:a05:6a00:2d0d:b0:83e:cc87:58f4 with SMTP id d2e1a72fcca58-83f339b425amr15909280b3a.0.1779169925063; Mon, 18 May 2026 22:52:05 -0700 (PDT) Received: from localhost.localdomain (60-250-196-139.hinet-ip.hinet.net. [60.250.196.139]) by smtp.gmail.com with ESMTPSA id d2e1a72fcca58-83f8b9c2ea5sm2641252b3a.13.2026.05.18.22.52.01 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 18 May 2026 22:52:04 -0700 (PDT) From: Joey Lu To: zhengxingda@iscas.ac.cn, maarten.lankhorst@linux.intel.com, mripard@kernel.org, tzimmermann@suse.de, airlied@gmail.com, simona@ffwll.ch, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org Cc: ychuang3@nuvoton.com, schung@nuvoton.com, yclu4@nuvoton.com, dri-devel@lists.freedesktop.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, Joey Lu Subject: [PATCH v2 2/4] drm/verisilicon: add model ID constants and DCU Lite chip identity Date: Tue, 19 May 2026 13:51:07 +0800 Message-ID: <20260519055114.1886525-3-a0987203069@gmail.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260519055114.1886525-1-a0987203069@gmail.com> References: <20260519055114.1886525-1-a0987203069@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Introduce symbolic constants VSDC_MODEL_DC8200 and VSDC_MODEL_DCU_LITE to replace magic numbers in the hardware database and probe path. Register the DCU Lite chip identity (model 0x0, revision 0x5560, customer_id 0x305) in vs_chip_identities[], making the existing vs_fill_chip_identity() path able to recognise Nuvoton MA35D1 hardware purely through register reads. Also add three register-level macros for forthcoming DCU Lite support: - VSDC_DISP_IRQ_VSYNC(n) in vs_crtc_regs.h, for per-output VSYNC IRQ bits used by the DCU Lite IRQ enable/status registers. - VSDC_FB_CONFIG_ENABLE, VSDC_FB_CONFIG_VALID and VSDC_FB_CONFIG_RESET in vs_primary_plane_regs.h, for the framebuffer enable and commit-cycle bits used by the DCU Lite plane update path. No behaviour change for existing DC8200 platforms. Signed-off-by: Joey Lu --- drivers/gpu/drm/verisilicon/vs_crtc_regs.h | 1 + drivers/gpu/drm/verisilicon/vs_hwdb.c | 16 ++++++++++++---- drivers/gpu/drm/verisilicon/vs_hwdb.h | 3 +++ .../gpu/drm/verisilicon/vs_primary_plane_regs.h | 3 +++ 4 files changed, 19 insertions(+), 4 deletions(-) diff --git a/drivers/gpu/drm/verisilicon/vs_crtc_regs.h b/drivers/gpu/drm/verisilicon/vs_crtc_regs.h index c7930e817635..d4da22b08cd5 100644 --- a/drivers/gpu/drm/verisilicon/vs_crtc_regs.h +++ b/drivers/gpu/drm/verisilicon/vs_crtc_regs.h @@ -54,6 +54,7 @@ #define VSDC_DISP_GAMMA_DATA(n) (0x1460 + 0x4 * (n)) #define VSDC_DISP_IRQ_STA 0x147C +#define VSDC_DISP_IRQ_VSYNC(n) BIT(n) #define VSDC_DISP_IRQ_EN 0x1480 diff --git a/drivers/gpu/drm/verisilicon/vs_hwdb.c b/drivers/gpu/drm/verisilicon/vs_hwdb.c index 09336af0900a..a25c4b16181d 100644 --- a/drivers/gpu/drm/verisilicon/vs_hwdb.c +++ b/drivers/gpu/drm/verisilicon/vs_hwdb.c @@ -90,7 +90,7 @@ static const struct vs_formats vs_formats_with_yuv444 = { static struct vs_chip_identity vs_chip_identities[] = { { - .model = 0x8200, + .model = VSDC_MODEL_DC8200, .revision = 0x5720, .customer_id = ~0U, @@ -98,7 +98,7 @@ static struct vs_chip_identity vs_chip_identities[] = { .formats = &vs_formats_no_yuv444, }, { - .model = 0x8200, + .model = VSDC_MODEL_DC8200, .revision = 0x5721, .customer_id = 0x30B, @@ -106,7 +106,7 @@ static struct vs_chip_identity vs_chip_identities[] = { .formats = &vs_formats_no_yuv444, }, { - .model = 0x8200, + .model = VSDC_MODEL_DC8200, .revision = 0x5720, .customer_id = 0x310, @@ -114,13 +114,21 @@ static struct vs_chip_identity vs_chip_identities[] = { .formats = &vs_formats_with_yuv444, }, { - .model = 0x8200, + .model = VSDC_MODEL_DC8200, .revision = 0x5720, .customer_id = 0x311, .display_count = 2, .formats = &vs_formats_no_yuv444, }, + { + .model = VSDC_MODEL_DCU_LITE, + .revision = 0x5560, + .customer_id = 0x305, + + .display_count = 1, + .formats = &vs_formats_no_yuv444, + }, }; int vs_fill_chip_identity(struct regmap *regs, diff --git a/drivers/gpu/drm/verisilicon/vs_hwdb.h b/drivers/gpu/drm/verisilicon/vs_hwdb.h index 92192e4fa086..cca126bd2da5 100644 --- a/drivers/gpu/drm/verisilicon/vs_hwdb.h +++ b/drivers/gpu/drm/verisilicon/vs_hwdb.h @@ -9,6 +9,9 @@ #include #include +#define VSDC_MODEL_DC8200 0x8200 +#define VSDC_MODEL_DCU_LITE 0x0 + struct vs_formats { const u32 *array; unsigned int num; diff --git a/drivers/gpu/drm/verisilicon/vs_primary_plane_regs.h b/drivers/gpu/drm/verisilicon/vs_primary_plane_regs.h index cbb125c46b39..67d4b00f294e 100644 --- a/drivers/gpu/drm/verisilicon/vs_primary_plane_regs.h +++ b/drivers/gpu/drm/verisilicon/vs_primary_plane_regs.h @@ -16,6 +16,9 @@ #define VSDC_FB_STRIDE(n) (0x1408 + 0x4 * (n)) #define VSDC_FB_CONFIG(n) (0x1518 + 0x4 * (n)) +#define VSDC_FB_CONFIG_ENABLE BIT(0) +#define VSDC_FB_CONFIG_VALID BIT(3) +#define VSDC_FB_CONFIG_RESET BIT(4) #define VSDC_FB_CONFIG_CLEAR_EN BIT(8) #define VSDC_FB_CONFIG_ROT_MASK GENMASK(13, 11) #define VSDC_FB_CONFIG_ROT(v) ((v) << 11) -- 2.43.0