From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-wr1-f41.google.com (mail-wr1-f41.google.com [209.85.221.41]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 61D9D40801F for ; Tue, 19 May 2026 15:28:18 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.41 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1779204500; cv=none; b=QcJVhrhFNXGrpY6vwhJKna4/n+pHk+3v2s/DI4x38sFr/HnhHc6dvs4fD4197fw7P+I6iyejXKNVDYKIhlJaVnJlL/BIJthMsiM0GS64npVQ3XjcrCE3Sp5mnf++wIxM4/Q7mThXXfpPI5R0r4z3k4A4KrcaHwKzzwbONpZpcrU= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1779204500; c=relaxed/simple; bh=qaZwUWQxeXPjWRkxNfWYw6kUcDzps+t5748MTI9+Ldw=; h=From:To:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=X7rqrz1JzW4Lp2HFRy1FPM03lGBAAct6HLcs2Cmr8rX1GTIzCVRCrRRJ5t/Zrpe4n+afI5RUrfb+/5/WFrw9BjxxurbvPJWU/DNcXQ+IaFiNt6uGG3x3A/WVf8yKQMdhS1w2+wpE0zLZ8N0Y2UmaaqhFdhq0kllaCokMLxuP+pA= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=KAgS6lpW; arc=none smtp.client-ip=209.85.221.41 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="KAgS6lpW" Received: by mail-wr1-f41.google.com with SMTP id ffacd0b85a97d-45e7c636e74so1682620f8f.0 for ; Tue, 19 May 2026 08:28:18 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1779204497; x=1779809297; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:to:from:from:to:cc:subject:date:message-id :reply-to; bh=tAFD3a/xT9LTsvvD+jxa4TD+i5y2aSqMXXaQQCJTkcQ=; b=KAgS6lpWQaECmwY+rhMs6EiMVwx+LIPqPv8pFV2PxB8bdEFdZWCFM4lXTie/3hHYiN 3t6F4C1Ij/jC2Lnwwu3acb+skG0B3q/aPRmn5BGIfvSXkecBtQCx0q+pJ8uf7/kXFa03 2u2T3oQ4lhFsb3lt9Zx36//pgef00r9LF9OzJH3kes1rnzSWr+W7Z6ymN4OQkNMRpHGq tDfiE3qPEKF5mXRzwiCIiJGdmOaJKeLT7cGPRJ+KLzcU4nQmhyIM1ZgIHy4XJ6/sORGE T6iIlEqHvc/gsXx4SD3If5+qCfRrToDad0EFwDyWbpV2CtZZRqhjPXztP3OLsiA0nDws oziA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1779204497; x=1779809297; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:to:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=tAFD3a/xT9LTsvvD+jxa4TD+i5y2aSqMXXaQQCJTkcQ=; b=ikcizBMqK7GX1or+L82QyhiG0tDHaJGUwKIskw07i1KuRCj2wdKKCLkzZR6EAo6aZE rbzSMUopePbHq8i1QeGEje2LXfGr2go41FWxZ2/jFQ5eixrsaRzFyvHUiozhRkap+rD8 tJd8IaKzHxZg/bxJf4uutIhHsdkUQovGChAZASN8DG7q5MKWA4nh3iNOj6v8s0X8epXS 3As4Odl/mPc7ZYk+6OcecU7Rf8IUhmLu0/RCZiHFAUDBstzpfvvzbpLQCR4a/P6S1Nol IyoGuZcImLDFAzpcS7e9PFel/lM+Jr0xUagJxUjKpO10X5rhu5ASXDUNGzlKL6ND+zYM zp3A== X-Forwarded-Encrypted: i=1; AFNElJ/jenDjYRkJ/95fNvrYNIHlVjteephnr5VoYXhOX9+paWuNPAC6BIoDGuCXppbw7P3Nl3s112pNMvGfCWc=@vger.kernel.org X-Gm-Message-State: AOJu0Yxb/KuN3VUo3AmsRkIkStx6ukjQAGFeO84sp1pnoJQRXU3NhzoD sr4F7MctEcKsPE1MexXMDqvaF7pk/8QgRp+JkPZmUuop38o80nb9kywS X-Gm-Gg: Acq92OGGGqIyKKMgPxP6s5t7/MTYgYRLEVFl6KhLn4oOWvcyagFZVESnEIlk7us9wQL 8TtUC3Rc9rTYQuckvso29YjpXT8VImWHRGbf/rxeQCiaL2IXLoRE3I97RENabl42gH0qV+oarY+ S0bp1R6hosuWRZb94BpnyEo/t1E0udUCjYpQP3DB8lVK1yinbjN6XBb1BCbBPoL9WIFRFhcvci8 kgO0KqBBjQdCmE0UMA3QpXbPMB7dNVMiEOYG7od7XeoOYKtCc03o9vtwySgGvyley8tA+d/SgCP 4vq9J/ZwbIbcxvFx0ciKzEqDWKaU6VSXwRRDNRA0XmuEebQI3nutfV8ePEISFyJvnbYQfj5i0wL Zv3aVXS3x/kVub3by/0PAa/17EWf+nNWI2gQHORIb7e2a6QC8eGm8dgxr9A0ZvTxiKr6U2iM6EQ t4XJ/vkGqdRCY7YjGtZjn10IUaS30zJSHsGgE7iJjK7bQ/6GlCFMdoiNX+vMvYbHRcy+HJhR9RY qiTYwHhSA== X-Received: by 2002:a05:6000:2405:b0:43b:3e40:2223 with SMTP id ffacd0b85a97d-45e5c5b9673mr33073152f8f.19.1779204496633; Tue, 19 May 2026 08:28:16 -0700 (PDT) Received: from Ansuel-XPS24 (host-82-55-252-101.retail.telecomitalia.it. [82.55.252.101]) by smtp.googlemail.com with ESMTPSA id ffacd0b85a97d-45da0a178adsm49005662f8f.18.2026.05.19.08.28.15 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 19 May 2026 08:28:16 -0700 (PDT) From: Christian Marangi To: Srinivas Kandagatla , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Christian Marangi , devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH v4 2/2] nvmem: airoha: Add support for SMC eFUSE Date: Tue, 19 May 2026 17:28:06 +0200 Message-ID: <20260519152807.29407-3-ansuelsmth@gmail.com> X-Mailer: git-send-email 2.53.0 In-Reply-To: <20260519152807.29407-1-ansuelsmth@gmail.com> References: <20260519152807.29407-1-ansuelsmth@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Add support for SMC eFUSE on AN7581 SoC. The SoC have 2 set of 2048 bits of eFUSE that are used to read calibration value for PCIe, Thermal, USB and other specific info of the SoC like revision and HW device present. eFuse value are taken by sending SMC command. ATF is responsible of validaing the data and rejecting reading protected data (like Private Key). In such case the SMC command will return non-zero value on a0 register. Signed-off-by: Christian Marangi --- drivers/nvmem/Kconfig | 13 ++++ drivers/nvmem/Makefile | 2 + drivers/nvmem/airoha-smc-efuses.c | 125 ++++++++++++++++++++++++++++++ 3 files changed, 140 insertions(+) create mode 100644 drivers/nvmem/airoha-smc-efuses.c diff --git a/drivers/nvmem/Kconfig b/drivers/nvmem/Kconfig index 74ddbd0f79b0..95a399258538 100644 --- a/drivers/nvmem/Kconfig +++ b/drivers/nvmem/Kconfig @@ -28,6 +28,19 @@ source "drivers/nvmem/layouts/Kconfig" # Devices +config NVMEM_AIROHA_SMC_EFUSES + tristate "Airoha SMC eFuse support" + depends on ARCH_AIROHA || COMPILE_TEST + depends on HAVE_ARM_SMCCC + default ARCH_AIROHA + help + Say y here to enable support for reading eFuses on Airoha AN7581 + SoCs. These are e.g. used to store factory programmed + calibration data required for the PCIe or the USB-C PHY or Thermal. + + This driver can also be built as a module. If so, the module will + be called nvmem-airoha-smc-efuses. + config NVMEM_AN8855_EFUSE tristate "Airoha AN8855 eFuse support" depends on COMPILE_TEST diff --git a/drivers/nvmem/Makefile b/drivers/nvmem/Makefile index 7252b8ec88d4..f6f2bc51dee1 100644 --- a/drivers/nvmem/Makefile +++ b/drivers/nvmem/Makefile @@ -10,6 +10,8 @@ nvmem_layouts-y := layouts.o obj-y += layouts/ # Devices +obj-$(CONFIG_NVMEM_AIROHA_SMC_EFUSES) += nvmem-airoha-smc-efuses.o +nvmem-airoha-smc-efuses-y := airoha-smc-efuses.o obj-$(CONFIG_NVMEM_AN8855_EFUSE) += nvmem-an8855-efuse.o nvmem-an8855-efuse-y := an8855-efuse.o obj-$(CONFIG_NVMEM_APPLE_EFUSES) += nvmem-apple-efuses.o diff --git a/drivers/nvmem/airoha-smc-efuses.c b/drivers/nvmem/airoha-smc-efuses.c new file mode 100644 index 000000000000..e56a99f4aa1f --- /dev/null +++ b/drivers/nvmem/airoha-smc-efuses.c @@ -0,0 +1,125 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * Author: Christian Marangi + */ + +#include +#include +#include +#include +#include +#include +#include + +#define AIROHA_SMC_EFUSE_FID 0x82000001 +#define AIROHA_SMC_EFUSE_SUB_ID_READ 0x44414552 + +#define AIROHA_EFUSE_CELLS 64 + +struct airoha_efuse_bank_priv { + u32 bank_index; +}; + +static int airoha_efuse_read(void *context, unsigned int offset, + void *val, size_t bytes) +{ + struct regmap *regmap = context; + + return regmap_bulk_read(regmap, offset, + val, bytes / sizeof(u32)); +} + +static int airoha_efuse_reg_read(void *context, unsigned int offset, + unsigned int *val) +{ + struct airoha_efuse_bank_priv *priv = context; + struct arm_smccc_res res; + + arm_smccc_1_1_invoke(AIROHA_SMC_EFUSE_FID, + AIROHA_SMC_EFUSE_SUB_ID_READ, + priv->bank_index, offset, 0, 0, 0, 0, &res); + + /* check if SMC reported an error */ + if (res.a0) + return -EIO; + + *val = res.a1; + return 0; +} + +static int airoha_efuse_probe(struct platform_device *pdev) +{ + struct device *dev = &pdev->dev; + int ret; + + for_each_child_of_node_scoped(dev->of_node, child) { + struct nvmem_config nvmem_config = { + .size = AIROHA_EFUSE_CELLS * sizeof(u32), + .stride = sizeof(u32), + .word_size = sizeof(u32), + .reg_read = airoha_efuse_read, + }; + struct regmap_config regmap_config = { + .reg_read = airoha_efuse_reg_read, + .reg_bits = 32, + .val_bits = 32, + .reg_stride = 4, + }; + struct airoha_efuse_bank_priv *priv; + struct nvmem_device *nvmem; + struct regmap *regmap; + const char *name; + u32 bank; + + ret = of_property_read_u32(child, "reg", &bank); + if (ret) + return ret; + + priv = devm_kzalloc(dev, sizeof(*priv), GFP_KERNEL); + if (!priv) + return -ENOMEM; + + name = devm_kasprintf(dev, GFP_KERNEL, "airoha-efuse-%u", + bank); + if (!name) + return -ENOMEM; + + priv->bank_index = bank; + + regmap_config.name = name; + regmap = devm_regmap_init(dev, NULL, priv, + ®map_config); + if (IS_ERR(regmap)) + return PTR_ERR(regmap); + + nvmem_config.name = name; + nvmem_config.priv = regmap; + nvmem_config.dev = dev; + nvmem_config.id = bank; + nvmem_config.of_node = child; + nvmem = devm_nvmem_register(dev, &nvmem_config); + if (IS_ERR(nvmem)) + return PTR_ERR(nvmem); + } + + return 0; +} + +static const struct of_device_id airoha_efuse_of_match[] = { + { .compatible = "airoha,an7581-efuses", }, + { /* sentinel */ } +}; +MODULE_DEVICE_TABLE(of, airoha_efuse_of_match); + +static struct platform_driver airoha_efuse_driver = { + .probe = airoha_efuse_probe, + .driver = { + .name = "airoha-efuse", + .of_match_table = airoha_efuse_of_match, + }, +}; +module_platform_driver(airoha_efuse_driver); + +MODULE_AUTHOR("Christian Marangi "); +MODULE_DESCRIPTION("Driver for Airoha SMC eFUSEs"); +MODULE_LICENSE("GPL"); -- 2.53.0