From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-pj1-f44.google.com (mail-pj1-f44.google.com [209.85.216.44]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 885C03E5598 for ; Wed, 20 May 2026 13:57:29 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.216.44 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1779285450; cv=none; b=Z8OKeRArVfJJvIS8Oxu33y5rvx7Wq+J2AAg3/HLzzVuOUuQMhOH48kv725SaJsrvM5BJy9LjAoGOzA/C39R2Hls30ZwcbfHAq5SHDNpBEiK2G1oroZgZ8vC3qEzqC03lZ+Ca3VuyYOMp9AyM63RpHY9V6j+HEjA0eOVq9+p8LSI= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1779285450; c=relaxed/simple; bh=K+tQdEa1w/oGtmN7/A0Fdc7GiMO7t+lg3h7hsUuhzkI=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=IBON0QQLwYDiHL8uxtzM2/PTLsCqIwvYpmL7SvRdIT91mUdaRaBT6evQC5LG6y2mX6qDQq2hEzy4gRHA8a7ZuLnuow4IqvkxbIhowKBq8p1XbFr0WZA8cuhIeFbmmc+rySuDUulTIJ/At6gbPiUdd/txbRFS1D+tCh+Url9OT4Q= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=ZQ+F7hKo; arc=none smtp.client-ip=209.85.216.44 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="ZQ+F7hKo" Received: by mail-pj1-f44.google.com with SMTP id 98e67ed59e1d1-368f25ff4c4so2494133a91.2 for ; Wed, 20 May 2026 06:57:29 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1779285449; x=1779890249; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=XGxu9nJ7AW3a2oAYSUYkb6lYeXmMA2jA36FeW8nwHiA=; b=ZQ+F7hKo/Bf5419k0GUk+f5bMI6JLfQGWC3lnSzPkZfMIXvDpq/LtP0/bSjsKRnpon YG4jXoPfYLG7JhQwordrJ1+a/7NvkEs26kJhoOhpisQAmtXj4vm7lFTH4yUqxu/+GZN0 sJ97g9p02sZt1sKp68yupHjEjUTjwUpw4NGPIYC5M44thfQOs6QawHtFuB2n57NwRKw8 2mdfXMCxDXLU6z8gxcoxGPNLv7A6YvntKRBg+ZM0mKoKD8+DSCA+9K9UpUYTLAd5Zl7p ltPiSUgjzqs8A4KZlpRyII8QLzHX9GIjLH1RfRGjn7oHMf5bopGiaaL4YLMu6TpeVd0Y dHdA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1779285449; x=1779890249; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=XGxu9nJ7AW3a2oAYSUYkb6lYeXmMA2jA36FeW8nwHiA=; b=PP5QCqRQF/3zxkBhj6IXvwTjmwMawEqzDTP2F+F5urEZKpD8yAx3yzJH9BNAdCzOKK C30z4pdUj0TaUpMCVY6l7WiGVxS5xfkrcxA25IR+niTsWKjp9iqD+ZvPPOQYPhnoS8k9 ae59hYStiggucbE1VUastf6wh2RjZt+xgfrsjL2KYYg6pBkqF7JioN4eCArXpnEjFy4B LD5+YitYFcoVq5iLzTFynIkUNrSCknSIzUJF9fU7AhWfGgxvp75WdHEEeTEFCIdZQoLQ yrsjDmk1Gv4KQWP48da0XKWf0nIM2rziMcR9QdPOvt3+ohjn/wKsuxYXseWkbs/WKpme mZdg== X-Gm-Message-State: AOJu0YxG5b+XoC364RhxPwgW2vnOQDQ/Se4a3Q6iKbqIUYzITFv1QqkT qlkFG8JWeBLORtHkYyIx/gK2ULW2ldo1FD4semtOSh/hROHEjPcrA8KYF5hxl4Ji X-Gm-Gg: Acq92OHMHO2yrveyJrNARCA1pbjDue/2KOVkiRt6Fyd4UFuXDfbgICDK6RUoCmCRaW4 w5GiYy/mA8B5e0NnVDEFxkX0/SI22/TXtxXJY1rqqJmedBzpOSCMcvcMhwLlnR1fyc9mHS5plT7 upBYUmjvrjoBlEXzqJQSfwdPysjcZB40bguakG5qTGS0rehm4ch1EWOcxLqHeIYdfeZ2RAF565C nDAYTvjfw3d4rsJMNf1FCgAu+afXVTKBxr1cgtPgbuDJ2KM1uh033ee5dsuwxHuBPQT+ipBY8Ky 3z6phO53FZfqk4g/OT1fKvnZh8ZXutOUG2IZxlivoVboNHoNsWrO8yUCc4eIEfBhozUXdMvVJQp yzp1v0T+DtVyYZ3fIxfF6JZw2ctx+O2waL8UI6650tEGbsDfjOWSF/L70TDCFdhiEa3htTMZjdT ad0Uv6YGzRttJSUNvZ7WWkxhzwdOzrhT5gaZXZn9UUPaOMmSFrRw== X-Received: by 2002:a17:90b:58c4:b0:35f:b69d:7292 with SMTP id 98e67ed59e1d1-36951b827ecmr23225986a91.15.1779285448778; Wed, 20 May 2026 06:57:28 -0700 (PDT) Received: from arch.localdomain ([2409:8a28:a52:5b11:a58f:5208:2fa7:bba5]) by smtp.gmail.com with ESMTPSA id 98e67ed59e1d1-369572e1007sm7480867a91.6.2026.05.20.06.57.24 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 20 May 2026 06:57:28 -0700 (PDT) From: Jun Yan To: linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, linux-leds@vger.kernel.org Cc: lee@kernel.org, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, luccafachinetti@gmail.com, pzalewski@thegoodpenguin.co.uk, daniel@zonque.org, Jun Yan Subject: [PATCH v7 3/6] dt-bindings: leds: issi,is31fl32xx: Add powerdown-gpios property Date: Wed, 20 May 2026 21:56:56 +0800 Message-ID: <20260520135659.1430008-4-jerrysteve1101@gmail.com> X-Mailer: git-send-email 2.54.0 In-Reply-To: <20260520135659.1430008-1-jerrysteve1101@gmail.com> References: <20260520135659.1430008-1-jerrysteve1101@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit The IS31FL32XX series features an SDB shutdown pin. Driving it low (active low) places the chip into hardware shutdown mode for power saving, while all register contents are preserved and registers are not reset. Add powerdown-gpios property to describe the GPIO connected to the SDB pin of IS31FL32XX series LED controllers. Signed-off-by: Jun Yan Reviewed-by: Rob Herring (Arm) --- .../devicetree/bindings/leds/issi,is31fl32xx.yaml | 12 ++++++++++++ 1 file changed, 12 insertions(+) diff --git a/Documentation/devicetree/bindings/leds/issi,is31fl32xx.yaml b/Documentation/devicetree/bindings/leds/issi,is31fl32xx.yaml index 5f22d8b77edd..f33c8305e464 100644 --- a/Documentation/devicetree/bindings/leds/issi,is31fl32xx.yaml +++ b/Documentation/devicetree/bindings/leds/issi,is31fl32xx.yaml @@ -45,6 +45,15 @@ properties: When present, the chip's PWM will operate at ~22kHz as opposed to ~3kHz to move the operating frequency out of the audible range. + powerdown-gpios: + maxItems: 1 + description: + GPIO connected to the chip's SDB pin. + Driving this GPIO low places the chip into hardware shutdown mode + for power saving. All register contents are preserved and registers + are not reset during shutdown. The chip exits hardware shutdown mode + when the SDB pin is pulled high. + "#address-cells": const: 1 @@ -145,6 +154,7 @@ additionalProperties: false examples: - | + #include #include i2c { @@ -157,6 +167,8 @@ examples: #address-cells = <1>; #size-cells = <0>; + powerdown-gpios = <&gpio0 11 GPIO_ACTIVE_LOW>; + led@1 { reg = <1>; color = ; -- 2.54.0