From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 0D5D3368D4D for ; Thu, 21 May 2026 14:05:50 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1779372354; cv=none; b=GRCf6v192E12gErNkNCdloLB50EmSYVrsUf6KdpFslqtZcp6bvf+0GUjyGmuaGNzEr0h+VJeLyDYVG3s/2nRgtmNfYk2WGJy892d2Wg/Fb9+biCGvqBSu9CURYsthcaj8B0qLFcSwFMx/UuHD6TekgECxENJOPkf7N5XHH8cGGM= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1779372354; c=relaxed/simple; bh=KbvKWc2i7M6oa2rYkaVuWth3gGp5j7Zm102Iol4S09U=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=iXg8gCk993fcQ6IlDKT6Xvhyk2CIxfcvE/RlrYB4SxWr877Hj+95Pi25oxb0NaUu9pvk38XctBvNe8BbnXTb+9XeM6FtrdAlQvFW9eG3gBLPtKCQkTc7PgjO31VUJaN4BuYp+EPoQhlZCNhLV8fkggNtDwy2G0QQz0nsXH2+9JE= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=Ah4AhSUo; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=MsLjabm+; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="Ah4AhSUo"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="MsLjabm+" Received: from pps.filterd (m0279872.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 64L99hZC3527235 for ; Thu, 21 May 2026 14:05:49 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= 1KOeBbeA4B2MtF8LF/kTfTdB+LXRgfy08AkH+2O9Qho=; b=Ah4AhSUo19nCEPdF dApV6Obv/ew9zjZD8p9IZRno2o26Am842Gz5NM4LoZePeV/Eo6z/t5JMF73DETBs SOQA4EAq2DeEBrgmtCy49JWKBIW8zydZavWtv6QDy92fT+yjeUn0QVSIfC64dYBT XxMq6Sw1yjIlDHhyQWi0C6B65Z/mqSq7TchqBa/EIcVJ/TdqRFoYXpVfrKyJBCxA NKkHXRjtoQcZ97sRIKOHlOXO+cRlfqAimiiba9EbFiFhjuUOiJniCQQQNiwpAz8G 9nCZ7UjX3m2fOZO/8FIl44teOlumc7beK4CNED18WugE2zNQYgErIPJfUwD2fQms EYSkjA== Received: from mail-pl1-f199.google.com (mail-pl1-f199.google.com [209.85.214.199]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4e9vhbhxtf-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Thu, 21 May 2026 14:05:49 +0000 (GMT) Received: by mail-pl1-f199.google.com with SMTP id d9443c01a7336-2b458add85aso65588315ad.2 for ; Thu, 21 May 2026 07:05:49 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1779372348; x=1779977148; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=1KOeBbeA4B2MtF8LF/kTfTdB+LXRgfy08AkH+2O9Qho=; b=MsLjabm+2TP3/3kpSl0lbmw97+/0gFNERpunx/+qUHSdX8iZ/hjMbmzuIafbEVvgUU ln1bpXGBRaaHskX1i7gRiTwV7YCw4ZtDJomXDwe6HZUXqQVMqls33qUoUGw1b/tE7kQm EPIuryDn6SbOjy+Mg1vEswK/4/RrQMm/IGYUNo2DUnmCFL2EtGGLKFhnqPr8R5QfPBRc 8pThBqhK6PkMDSj1R/8d6i/XamlNkr6sA47HWQXZA8e499VCVn+P6q19W2edF3PUMyO+ BYOkj844oKbTsNIHTXl416w3kbFrQfTOheMAh47uBmXV4lDYXyz8PQcmVfIfNMBaJiqO 8TBw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1779372348; x=1779977148; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=1KOeBbeA4B2MtF8LF/kTfTdB+LXRgfy08AkH+2O9Qho=; b=j+8XOMM5eTjd8la3t8qxY9BOGIPRGaZryYBUR2OtFoWArDkhb2TEu9SEUQI/NFNHXo kVRGxmCn6jTwcMZNNhW+C+tRDnsW3bcLs7oIQhYvXgBGuHmkXoan9obAh0UYLrj6yyQv PuDm6XBpubBL4j3a2p/fQ5DTGFOWIhgRfo9WLk6MJUHLTvx8+ZnHbMvocxqisDowO7zG TwgR4riBf/FjxNPhq9q1xjJ6PHD5aOWIG0FtQrgziOVF9uQuf9NQ/0oFfNA5N++Xnf1f l3X+X7idEecAMuUXWZVLG+ENqc6rti7SnAMPG+4nIzy4gIer8nwYas7oU/hqMeTgprZ/ TO4g== X-Forwarded-Encrypted: i=1; AFNElJ9LfhQXesxWOANu1O6UfPCHcc9BaAijcfb28675zIlHslVKmjpvvcvnV/eMkY5Op7FXNuE2O/TfjWb3Iyw=@vger.kernel.org X-Gm-Message-State: AOJu0YymNpIUX8iXoX+KJzmSIxJ50HULQNVIFsfKVO79Gk8bvUWXmFlU PZ8JvSUzbTDoFBk9aH6Gxz98WHGTe5jId7eUFHzlRQlrNqi7cWFZljjyydIoNb6w9AipWRga/NE ZeX3Sc2X3/tlUfYaUzpF+6wxiPz0MCE+hI/EfVaweY7iUbEQPIRpDhXIhrHCaHNkr0MY= X-Gm-Gg: Acq92OETEqgMuuTzfw+C9l7ZugkxDqwlXg4bHE0Iy4jgEUAGZ1sh3Q9srnaUqQZdTQ2 fOjYEvhXmeyp/wjzna9ntlpcEfUVMhAiiL8u5eyZrwZN8dmAfeZhqIdAOIj5iuPe/NxkAheinGi 1S0pbRQkjTn8T08XCQlrvPL2XTOqOwYYUu7tnwYPlN4mGjDV2RHjx97v4Sto990RpA8vJxRSm1N jWaNCBaSKPOA7GMUkVlMyUAWG3BOicNELTKioSn9mwIV/AD/tb9TbRnDokxsRJ+gOqZJuiFVvtI SrjY1NEHcXWQRGTqj9AMvUUytLVZTbay8/8z2sNiEvs2OZpTbiNjbW8h40RwvsBZCXhdbXhoI36 vEIiKiVDBQi+kX0SZzqHomy6bzdz7zOKjx1plHdN5WkJU7EItaDrYFqeh X-Received: by 2002:a17:903:19ef:b0:2ae:826f:2c50 with SMTP id d9443c01a7336-2bea2fc6c78mr35802435ad.12.1779372348124; Thu, 21 May 2026 07:05:48 -0700 (PDT) X-Received: by 2002:a17:903:19ef:b0:2ae:826f:2c50 with SMTP id d9443c01a7336-2bea2fc6c78mr35801745ad.12.1779372347586; Thu, 21 May 2026 07:05:47 -0700 (PDT) Received: from hu-krichai-hyd.qualcomm.com ([202.46.23.25]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-2bea9287997sm13189765ad.24.2026.05.21.07.05.42 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 21 May 2026 07:05:47 -0700 (PDT) From: Krishna Chaitanya Chundru Date: Thu, 21 May 2026 19:35:30 +0530 Subject: [PATCH 2/4] dt-bindings: PCI: qcom: Document the Eliza PCIe Controller Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: 7bit Message-Id: <20260521-eliza-v1-2-97cdbe88389d@oss.qualcomm.com> References: <20260521-eliza-v1-0-97cdbe88389d@oss.qualcomm.com> In-Reply-To: <20260521-eliza-v1-0-97cdbe88389d@oss.qualcomm.com> To: Vinod Koul , Neil Armstrong , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Lorenzo Pieralisi , =?utf-8?q?Krzysztof_Wilczy=C5=84ski?= , Manivannan Sadhasivam , Bjorn Helgaas , Bjorn Andersson Cc: linux-arm-msm@vger.kernel.org, linux-phy@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-pci@vger.kernel.org, Krishna Chaitanya Chundru X-Mailer: b4 0.15.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1779372332; l=6265; i=krishna.chundru@oss.qualcomm.com; s=20230907; h=from:subject:message-id; bh=KbvKWc2i7M6oa2rYkaVuWth3gGp5j7Zm102Iol4S09U=; b=EHEF78AeTAdflrWS3C6DJ/VS3Ta/HGE5MWxFwKYrbQlpz+2UFhKNPyaAaa1EFXs78y5nBL+Q/ wSqtgyuupppBgALURG2Lq/SktPWiApNasz4ghtg1N3Aj18amp05zgV/ X-Developer-Key: i=krishna.chundru@oss.qualcomm.com; a=ed25519; pk=10CL2pdAKFyzyOHbfSWHCD0X0my7CXxj8gJScmn1FAg= X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNTIxMDE0MCBTYWx0ZWRfX8q72nBMCq1MN 48S5Y0U3/K1BxGHcWYyfKR8kK+crogpMtMHMSmkmL/1ZB6DM+qN9vbHGveqfXxTor0YdKQAhywz /Sa1XcG58ip6Ccr5jwsWPLPhlFBvTbGdEPgxAVpDpXyUhkuf49XcsalR9nXQDcPX51Vq9Ixmhju fxtp6Mo9Jj1D2GTT8vS5z0nk6xukU0hM+bCGHw4JSz7zVSqWCAMbGo9o14Yho9828xrzp6N+osv hX+O8FTuXJuvrqx+J8EDqY4yXl+ntNLM2H4rGoVFdCLOSu9yIUgm9VJqYEkUfwMGo2BDDL/q1em GPmhp1HNrYPYgOXwNp3Qc8q//Q9K7im5ql20xmn7yZNKL/XgWsnw3ZySv+ESHPq1HsSQ8efw5Z6 EzY/IRTGjRC4BVIrdctAzuZCipqv9o9JHyjtzB1eTnUUIQvint1vxjNcgZvmL4AwxXtxvneO2c+ bkg02fxwSdRrGKPJQhg== X-Authority-Analysis: v=2.4 cv=GYAnWwXL c=1 sm=1 tr=0 ts=6a0f113d cx=c_pps a=JL+w9abYAAE89/QcEU+0QA==:117 a=ZePRamnt/+rB5gQjfz0u9A==:17 a=IkcTkHD0fZMA:10 a=NGcC8JguVDcA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=yx91gb_oNiZeI1HMLzn7:22 a=gEfo2CItAAAA:8 a=EUspDBNiAAAA:8 a=VwQbUJbxAAAA:8 a=IDOmrVdmHV3nBiBHXysA:9 a=QEXdDO2ut3YA:10 a=324X-CrmTo6CU4MGRt3R:22 a=sptkURWiP4Gy88Gu7hUp:22 X-Proofpoint-GUID: oX7zmEOUaw2QfaIsWv6fXicrMlC3OUdD X-Proofpoint-ORIG-GUID: oX7zmEOUaw2QfaIsWv6fXicrMlC3OUdD X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-05-21_02,2026-05-18_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 suspectscore=0 lowpriorityscore=0 malwarescore=0 spamscore=0 bulkscore=0 priorityscore=1501 impostorscore=0 phishscore=0 adultscore=0 clxscore=1015 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2605130000 definitions=main-2605210140 Add a dedicated schema for the PCIe root complex controller found on the Qualcomm Eliza SoC. The controller is based on the Synopsis DesignWare PCIe IP and requires a platform-specific set of clocks that differ from existing Qcom PCIe schemas. Signed-off-by: Krishna Chaitanya Chundru --- .../devicetree/bindings/pci/qcom,pcie-eliza.yaml | 165 +++++++++++++++++++++ 1 file changed, 165 insertions(+) diff --git a/Documentation/devicetree/bindings/pci/qcom,pcie-eliza.yaml b/Documentation/devicetree/bindings/pci/qcom,pcie-eliza.yaml new file mode 100644 index 000000000000..826e2adf4fda --- /dev/null +++ b/Documentation/devicetree/bindings/pci/qcom,pcie-eliza.yaml @@ -0,0 +1,165 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/pci/qcom,pcie-eliza.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Qualcomm Eliza PCI Express Root Complex + +maintainers: + - Bjorn Andersson + - Manivannan Sadhasivam + +description: + Qualcomm ELIZA SoC (and compatible) PCIe root complex controller is based on + the Synopsis DesignWare PCIe IP. + +properties: + compatible: + const: qcom,pcie-eliza + + reg: + minItems: 5 + maxItems: 6 + + reg-names: + minItems: 5 + items: + - const: parf # Qualcomm specific registers + - const: dbi # DesignWare PCIe registers + - const: elbi # External local bus interface registers + - const: atu # ATU address space + - const: config # PCIe configuration space + - const: mhi # MHI registers + + clocks: + maxItems: 7 + + clock-names: + items: + - const: aux # Auxiliary clock + - const: cfg # Configuration clock + - const: bus_master # Master AXI clock + - const: bus_slave # Slave AXI clock + - const: slave_q2a # Slave Q2A clock + - const: ddrss_sf_tbu # PCIe SF TBU clock + - const: cnoc_sf_axi # Config NoC PCIe1 AXI clock + + interrupts: + minItems: 8 + maxItems: 9 + + interrupt-names: + minItems: 8 + items: + - const: msi0 + - const: msi1 + - const: msi2 + - const: msi3 + - const: msi4 + - const: msi5 + - const: msi6 + - const: msi7 + - const: global + + resets: + maxItems: 2 + + reset-names: + items: + - const: pci # PCIe core reset + - const: link_down # PCIe link down reset + +required: + - power-domains + - resets + - reset-names + +allOf: + - $ref: qcom,pcie-common.yaml# + +unevaluatedProperties: false + +examples: + - | + #include + #include + #include + + soc { + #address-cells = <2>; + #size-cells = <2>; + + pcie@1c00000 { + compatible = "qcom,pcie-eliza"; + reg = <0 0x01c00000 0 0x3000>, + <0 0x40000000 0 0xf1d>, + <0 0x40000f20 0 0xa8>, + <0 0x40001000 0 0x1000>, + <0 0x40100000 0 0x100000>; + reg-names = "parf", "dbi", "elbi", "atu", "config"; + ranges = <0x01000000 0x0 0x00000000 0x0 0x40200000 0x0 0x100000>, + <0x02000000 0x0 0x40300000 0x0 0x40300000 0x0 0x3d00000>; + + bus-range = <0x00 0xff>; + device_type = "pci"; + linux,pci-domain = <0>; + num-lanes = <1>; + + #address-cells = <3>; + #size-cells = <2>; + + clocks = <&gcc GCC_PCIE_0_AUX_CLK>, + <&gcc GCC_PCIE_0_CFG_AHB_CLK>, + <&gcc GCC_PCIE_0_MSTR_AXI_CLK>, + <&gcc GCC_PCIE_0_SLV_AXI_CLK>, + <&gcc GCC_PCIE_0_SLV_Q2A_AXI_CLK>, + <&gcc GCC_DDRSS_PCIE_SF_QTB_CLK>, + <&gcc GCC_CNOC_PCIE_SF_AXI_CLK>; + clock-names = "aux", + "cfg", + "bus_master", + "bus_slave", + "slave_q2a", + "ddrss_sf_tbu", + "cnoc_sf_axi"; + + dma-coherent; + + interrupts = , + , + , + , + , + , + , + , + ; + interrupt-names = "msi0", "msi1", "msi2", "msi3", + "msi4", "msi5", "msi6", "msi7", "global"; + #interrupt-cells = <1>; + interrupt-map-mask = <0 0 0 0x7>; + interrupt-map = <0 0 0 1 &intc 0 0 0 564 IRQ_TYPE_LEVEL_HIGH>, /* int_a */ + <0 0 0 2 &intc 0 0 0 565 IRQ_TYPE_LEVEL_HIGH>, /* int_b */ + <0 0 0 3 &intc 0 0 0 566 IRQ_TYPE_LEVEL_HIGH>, /* int_c */ + <0 0 0 4 &intc 0 0 0 567 IRQ_TYPE_LEVEL_HIGH>; /* int_d */ + + interconnects = <&pcie_noc MASTER_PCIE_0 0 &mc_virt SLAVE_EBI1 0>, + <&gem_noc MASTER_APPSS_PROC 0 &cnoc_main SLAVE_PCIE_0 0>; + interconnect-names = "pcie-mem", "cpu-pcie"; + + iommu-map = <0x0 &apps_smmu 0x1480 0x1>, + <0x100 &apps_smmu 0x1481 0x1>; + + pinctrl-0 = <&pcie0_default_state>; + pinctrl-names = "default"; + + power-domains = <&gcc GCC_PCIE_0_GDSC>; + + resets = <&gcc GCC_PCIE_0_BCR>, + <&gcc GCC_PCIE_0_LINK_DOWN_BCR>; + reset-names = "pci", + "link_down"; + + }; + }; -- 2.34.1