From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-wm1-f54.google.com (mail-wm1-f54.google.com [209.85.128.54]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 80E1238D419 for ; Fri, 22 May 2026 21:21:25 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.54 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1779484887; cv=none; b=BhjUKrygYSLFebkqqjTfDIIXivOxYE5BqwSlHSPYbrCjet4Q21sz+UCPrlHTNdGBl75JlEs4L1XXV+IHW7yK9eSnfXAVLg6K2Xv4p9uOod8lZ6nTOb+6E/yR1UThXbBglHXbKA48i+CR6IbO+CdgLjJ+ZcxAkexTehkNdAV2eio= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1779484887; c=relaxed/simple; bh=8RKxR0hxfr6wm13GbICX0czxMc/i5q+wZsMjKm9dQKQ=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=LH3mIp31hGGtDJM0D43yS4U588W3l3vCTVup/y41njFeGlvxNpuR7U0/7jk8OPTgjJ0bMeZLbDnzlLMv2ec6iF37N5XgPjh2iASh5SzMxpUW1M+WPbaSfNS2ATLdrjDu6mH4rHth5QNswtRMcH7WwOMfK/QDwxcB5woMAM1fGG4= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=baylibre.com; spf=pass smtp.mailfrom=baylibre.com; dkim=pass (2048-bit key) header.d=baylibre.com header.i=@baylibre.com header.b=SyHsTxuc; arc=none smtp.client-ip=209.85.128.54 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=baylibre.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=baylibre.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=baylibre.com header.i=@baylibre.com header.b="SyHsTxuc" Received: by mail-wm1-f54.google.com with SMTP id 5b1f17b1804b1-48e82c23840so63203995e9.3 for ; Fri, 22 May 2026 14:21:25 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=baylibre.com; s=google; t=1779484884; x=1780089684; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=l3Dc6zoyWnXEvMeETDcz4Z1/oT967FAbFkpJkYlcBjs=; b=SyHsTxucb8hjB7ZXidvxS75EpgwnwtGRw6DhoR7n9e8H8A5GkcYNDhBcDfzPfqiDHB +yEFbjw97i8i016uuYFFDTEl35Fd6qWe8Dp9JRwjzzDOw0Yg6d9yhUWMUMDeYc3atIC2 FdLxpPKARuKYioJO72hxSym4BYWPu0U4Z1eceZKyPIvglVjsDfB5ndlTmPxoHfbMSZQ+ ugf0tWFGLOWnm1V38NREVOfLtjM2Uo2kfXX8s16zbNWLom5eVlGjvJspTcrymOg5vcWm tEhh67c6/LArRv9PL+SDWef0dhvsKwJOIf56OibrB/dDoLm+8PrltwNWGP6Ds603eI0u jSWQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1779484884; x=1780089684; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=l3Dc6zoyWnXEvMeETDcz4Z1/oT967FAbFkpJkYlcBjs=; b=ZEKUBUNwov+R4ImDtu+Ft0a6qPtdjK1t0I0jFwS7AMC6JD/XLDDte0PWmrXwxbKL+h tAOAZNjbbBzDr0URzRlTg1uubJUxRmzs+An3RqQGnrKEm7nNDjGetyeqRnBiPs/CQGWr p69HQu9ajgAmnPCudH5LjQDkakfNsd6xKMlNcQtvanggbvAW2pa8TBVplbQrjoZvtM1I 5FA6IDKcnU5etGYF4OpLTznKl0ZDnkqK4a0yjGxv24fS9fglqbWbZ4NekX16uSuLiBIc C5TH4z2jCYhjNVJZi3cIFFPpI9qfjEgZtUDXq7/wBN2pWDH0Np7IgLHNPpKq2LmLxzOx bNXw== X-Forwarded-Encrypted: i=1; AFNElJ/lS/MdThSYzYGAjZF/dEyTYJsiRM9WhoXvTi1WPyXHq1izScPpCA8EE7gk5UwYYO/xzuFybi0B4nC0Oj0=@vger.kernel.org X-Gm-Message-State: AOJu0YyEqU+9SCL5DbPB6bS0RcpjC6/AdrlYlKZweDhZtNvIH7SB3FKl jc3PRsQuyPLHJY/56kuq2zFEEzZRrGwLkFq8mzXI94WmwAcZ8V/hUsFwIi6ZLWDWuVg= X-Gm-Gg: Acq92OGjxGL17kypcbVybYECbVlBeFx6Px9wxl3NrmRbeaaYZElIQSwzSzArSfN2/5W x1SSA7NRoJAtMtXfbJDlPSCxswA9DPuk7rZyqxer6Uqy5bGBEjjWaELm12B3HGefubAW6H65C8G LnwubFniXNV4xUkhv6z8SnTvXTCZDDxN9ouxJsy8f00/ThcuV7ooavRxvIk19Ku+enEn9n8mpLs uD/kt4su8NvZiXWPU0bww7h4gz47j/XKFILzUVyp4zoeY8IWSqEYAhdi3NpjbulipkdwRbOofRD sfttn8pzTWyVkKkzIl+b9OZ81D3k4i+6CF/RJaWwaejJelHfG4MWc2SSYR8ieMPFOVgvUQ13RvW 8QxRUYfDdRcKNOtP3yD+njdeON/AQD+eK6hANW6Y3LeDg1NvIVA1qd9Yr3bhM9gvjpLYJ/czePz VCMlZXXXaOZbuAPMNM4UlCqB3c83CV0Ks= X-Received: by 2002:a05:600c:a402:b0:490:4033:d3df with SMTP id 5b1f17b1804b1-490426d7223mr56354025e9.23.1779484883834; Fri, 22 May 2026 14:21:23 -0700 (PDT) Received: from [192.168.0.2] ([2a07:7e81:7daa:0:62cf:84ff:feee:627]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-490454a0b82sm73312225e9.9.2026.05.22.14.21.22 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 22 May 2026 14:21:23 -0700 (PDT) From: Angelo Dureghello X-Google-Original-From: Angelo Dureghello Date: Fri, 22 May 2026 23:20:35 +0200 Subject: [PATCH v3 07/11] m68k: mcf5441x: add CCR MISCCR2 bitfields Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: 7bit Message-Id: <20260522-wip-stmark2-dac-v3-7-16be0ad35a67@baylibre.com> References: <20260522-wip-stmark2-dac-v3-0-16be0ad35a67@baylibre.com> In-Reply-To: <20260522-wip-stmark2-dac-v3-0-16be0ad35a67@baylibre.com> To: Greg Ungerer , Geert Uytterhoeven , Steven King , Arnd Bergmann , Maxime Coquelin , Alexandre Torgue , Jonathan Cameron , David Lechner , =?utf-8?q?Nuno_S=C3=A1?= , Andy Shevchenko Cc: Greg Ungerer , linux-m68k@lists.linux-m68k.org, linux-kernel@vger.kernel.org, linux-stm32@st-md-mailman.stormreply.com, linux-arm-kernel@lists.infradead.org, linux-iio@vger.kernel.org, Angelo Dureghello X-Mailer: b4 0.15.2 From: Angelo Dureghello Add CCR MISCCR2 register bitfields. Signed-off-by: Angelo Dureghello --- Changes in v2: - add "iwyu" include for BIT and GENMASK - fix MCF_CCM_MISCCR2_PLL_MODE bitfield --- arch/m68k/include/asm/m5441xsim.h | 17 +++++++++++++++++ 1 file changed, 17 insertions(+) diff --git a/arch/m68k/include/asm/m5441xsim.h b/arch/m68k/include/asm/m5441xsim.h index 9ce2cbb05316..ea01c7753b7b 100644 --- a/arch/m68k/include/asm/m5441xsim.h +++ b/arch/m68k/include/asm/m5441xsim.h @@ -8,6 +8,8 @@ #ifndef m5441xsim_h #define m5441xsim_h +#include + #define CPU_NAME "COLDFIRE(m5441x)" #define CPU_INSTR_PER_JIFFY 2 #define MCF_BUSCLK (MCF_CLK / 2) @@ -145,6 +147,21 @@ #define MCF_CCM_SBFCR 0xec090022 #define MCF_CCM_FNACR 0xec090024 +/* Bit definitions and macros for MCF_CCM_MISCCR2 */ +#define MCF_CCM_MISCCR2_ULPI BIT(0) +#define MCF_CCM_MISCCR2_FB_HALF BIT(1) +#define MCF_CCM_MISCCR2_ADC3_EN BIT(2) +#define MCF_CCM_MISCCR2_ADC7_EN BIT(3) +#define MCF_CCM_MISCCR2_ADC_EN BIT(4) +#define MCF_CCM_MISCCR2_DAC0_SEL BIT(5) +#define MCF_CCM_MISCCR2_DAC1_SEL BIT(6) +#define MCF_CCM_MISCCR2_DCC_BYP BIT(7) +#define MCF_CCM_MISCCR2_PLL_MODE GENMASK(10, 8) +#define MCF_CCM_MISCCR2_SWT_SCR BIT(12) +#define MCF_CCM_MISCCR2_RGPIO_HALF BIT(13) +#define MCF_CCM_MISCCR2_DDR2_CLK BIT(14) +#define MCF_CCM_MISCCR2_EXTCLK_BYP BIT(15) + /* * UART module. */ -- 2.54.0