From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 6E1583BB9ED for ; Thu, 28 May 2026 10:41:41 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1779964903; cv=none; b=f5HwLqkjrIlUjxQ3x69TR8r5yIYNNe3SNtXjpbNQ6T549/HWwzXfkdvLdwyFf9j+eCmQcOQZpFwwT9uevJpUGerTEVgoW2CXb9IEjAj9mdEOIKbaeBygbXL/waVz/tCs2NW5/mgAgKYm9406j5pcyavQShKaM5JSmsc6vvt3/70= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1779964903; c=relaxed/simple; bh=rHOJ/Tfly+p+zzltozyn9wJCqcj0lLLdlbTm8fgeIJ0=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=SZH5oRHBa35KNg0EY0HGYkQyBe+ivNsA/zdxZDoUGas1/ZS+xkLF9n/Sm3RM3NX0cYWNCjkwAcHW/LzErwKmRem9qOWcIXc7kUWPmgXcBa+kT43pJsxdGuPfgg7PqduOu0qLltDR9eHda1iIf98OpTEs0kzOKdOMMreoXeIxb+4= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=O8vGy7DD; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=PvSjKOkY; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="O8vGy7DD"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="PvSjKOkY" Received: from pps.filterd (m0279870.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 64S8vTvG4184483 for ; Thu, 28 May 2026 10:41:40 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= PrpKel4Av768jUzNR25shjZmFALdbmxo17UJsOuCq8E=; b=O8vGy7DDtjjMieDd NUrh0YMhsJI9AIVKj6WTpHlCDtej65ALrxfMZR5F3Xq9hoJYOaN00FPumOQvH5yV an89aFXIxU/MiDcc9cgfx7dXYa+IGVKnjLhlv0y6yAnx7xXgzFDgWNq4iEc92Qy8 dN6SS5lx5w0Semrbl6mEEhVIpeOxl3HS5AXWpwDTsWimCMxxvZMm3ezW5CZqCX6D +SimcPB+N63GZbcARyUg/HaU+b4KHmbGa4v7ARyfppkTwZo6f883/E5r+n4z0fon 8JRx9qiwKFOpD/eGOOleopIfo3/e1a8A2jI3Q7asCNT24qDUzQysP880z+MEsjQ3 /rJVvQ== Received: from mail-qk1-f200.google.com (mail-qk1-f200.google.com [209.85.222.200]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4ee7yf2e38-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Thu, 28 May 2026 10:41:40 +0000 (GMT) Received: by mail-qk1-f200.google.com with SMTP id af79cd13be357-90ccab62c33so1354827885a.0 for ; Thu, 28 May 2026 03:41:40 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1779964899; x=1780569699; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=PrpKel4Av768jUzNR25shjZmFALdbmxo17UJsOuCq8E=; b=PvSjKOkYVq7iNg1ZibMk8LWQnSFiaQmXGwFaOSWdJ8OGICin4cccyAmn3vGxm3g9zp oTUGMv2y33OhY2XClfNTbe/pJHTwiLTWV08FU/SavBvJ0sik1OKsRTSP1GMfaZQFzHen NXvNP98FjvPr8nvmtztR+rmkIpCvjzjZ6edDm9U2ywh80wTRxx+JRDMAz0by6iben721 NUIEnkd59nSRbHxtFc+qRYDn2ULL47i8ZImZD8kL6bB3fdH7V0ape2dptZcdbmsr2gm5 dVDCnBQs92GzNuTrBzpbPL+C206G0JDiamFPBrJGfUdInpSb4sCwxwlrgUEj6qpDV1zX L8mQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1779964899; x=1780569699; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=PrpKel4Av768jUzNR25shjZmFALdbmxo17UJsOuCq8E=; b=TiSXs8WIvwyu0Y1AXR/Sn/UyweuWxD0N8ZAehBPd/F3FSOLiLE6Q/a5HDgaGnum1/a 4xqu5K8xtv6gb9xT8rVYFPv3rr/jMoXCtGg7Xs1XxQcuc5RMzvmWTlR6AQggC5P5SyRP Hpfwd4UapBiznLHP84IgWnepd2krjK0AJcWr2wTSXiZPgEI5TNMead0kHNWB/CnwpN07 UPL7RRV0uynoS/sNMH6cG8TWbeErW5GOqNFQsYt0+sdl/u4dUYiBwqtYe3q7daCVH1Kb jBaBqEo+EqAQYYZZ4JbZjnvmBJwH6JtbhrCVfz5QZEtxOL0QS+RuCg/UPwSo8QooKlHy 0eaw== X-Forwarded-Encrypted: i=1; AFNElJ8PsWOwr7hhwnqPQfslDKAtyjErrAWm97WecTMGtUjK2IUTjw6UgY0FIT3wv8OO4/BmBvar2rXU00//YYQ=@vger.kernel.org X-Gm-Message-State: AOJu0Yzre7VmhHY4isEsyT1EI/uIY5rb1nc/0tnWyePl9GTbI+L1SPlI CJwfva7QTOPYmTvGMW40hEEET21wcJ3V3zhhzobqVnDa7hyLvjoN3EMVbET9jiMD5Dqmlr0HD2A waaI7qOP7mkvOVNAGfJwejfLH1pV1ynPA4pEHkoOrBp+bUohqmyq0GbF6DPdHM/3Uz8s= X-Gm-Gg: Acq92OGEL4BTERHsakb1s2G61wjh0KZoEd8G3bjNPkVGg+wmDh+5cW3vgpKZnsi4GHE zuMalI9909Gpa2nELacneGuB5g22mffXdgGXve2eIZOt5wzLkTXlX6VkNGTY+y8E6zs5aUvv2XR 8HFENgxUj8Ya2ZfNoSrjFn7UWNT0exX+B11Q70pTt0eA5AT8sjpjJWmLVUyqYDEGGjdRx/y8Oo+ VE7FJ0Ybh7oNULPOX9WA7WP4je+5tDqH2Eczhs1gJZtYM3vO1LIbiQNaa8Q8JGw7tqApHV8btr7 Av2JJTKlRe+m8YyNhQLbjanVHsDkJEC5DjA1N+xJRzkXsdZk7IetpimxTxPdtVCQx3bCwFmaIxu XUgeh3581J+ENmj2WPs9+tfRbvZfh6LakO+4/rmxYGbxHolGLQE9+6zWKEK4/cd1AG5EUJ/AJ5V SskTU/CkDq11fcz23m4A== X-Received: by 2002:a05:620a:608a:b0:914:c032:5870 with SMTP id af79cd13be357-914c0325e60mr3401993285a.38.1779964899430; Thu, 28 May 2026 03:41:39 -0700 (PDT) X-Received: by 2002:a05:620a:608a:b0:914:c032:5870 with SMTP id af79cd13be357-914c0325e60mr3401990285a.38.1779964898925; Thu, 28 May 2026 03:41:38 -0700 (PDT) Received: from yongmou2.ap.qualcomm.com (Global_NAT1_IAD_FW.qualcomm.com. [129.46.232.65]) by smtp.gmail.com with ESMTPSA id af79cd13be357-914f86fffddsm755148485a.12.2026.05.28.03.41.34 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 28 May 2026 03:41:38 -0700 (PDT) From: Yongxing Mou Date: Thu, 28 May 2026 18:40:34 +0800 Subject: [PATCH v5 13/15] drm/msm/dp: make bridge helpers use dp_display to allow re-use Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: 7bit Message-Id: <20260528-dp_mstclean-v5-13-a9221c1f1f3b@oss.qualcomm.com> References: <20260528-dp_mstclean-v5-0-a9221c1f1f3b@oss.qualcomm.com> In-Reply-To: <20260528-dp_mstclean-v5-0-a9221c1f1f3b@oss.qualcomm.com> To: Rob Clark , Dmitry Baryshkov , Abhinav Kumar , Jessica Zhang , Sean Paul , Marijn Suijten , David Airlie , Simona Vetter Cc: linux-arm-msm@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org, linux-kernel@vger.kernel.org, Yongxing Mou , Abhinav Kumar , Dmitry Baryshkov X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=ed25519-sha256; t=1779964831; l=8509; i=yongxing.mou@oss.qualcomm.com; s=20250910; h=from:subject:message-id; bh=js7Ds0kDP3MA2PA3qJwTal/QoxqVBRyKdoKt/vuLT7c=; b=qPbwZc4gkkLq2J/drxcqZeHRgvRIK7bXezYuhoXiVSce0PUFJVrh+/KiZ4BZfdHP6vL/6so12 OWCx52CHBhTCercqMZWXZjeg7E912Xd0582a/kYZIU/yBgig2ecIPrk X-Developer-Key: i=yongxing.mou@oss.qualcomm.com; a=ed25519; pk=rAy5J1eP+V7OXqH5FJ7ngMCtUrnHhut30ZTldOj52UM= X-Proofpoint-GUID: TYyMCeM2QdclMFzwXP1Ts8swtZ0LsNOs X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNTI4MDEwOCBTYWx0ZWRfX0Bb8sUvj6nf2 lr9V4dngmswUy16WWusMRQwgjjlnfArwNt8ba8+nBbICpPUc/kDsaI/s6r2Ng6AlpGsmvX+CyIf cqh/5N+4+ctDrzaJ6qwALGyf3+BtnpI21IRZTRYCbzx5dq693IP8VyR9vCo1lomEYyyajE+rZiD MWI4bq4AiIRIUiDP6Ov5HHTOGPMvd3spEudPYZ8Bq/LEZkDuW8cG4bCZt8hl7FM3jY5RC8JHzsl o2d928/NTfJEdGy1+UXgXDiRI4uFtF/68AH50Hhz4+yI9AWcLFY1SFl9Pc1ekLit/kFGKOpQmGQ SPPrL2Jex184qrJLzvUs7owByWopIBrt2OLWD3+cs4OURQQYKV5yCaAEWLWhRk43tmM8lKzM7Um 7aTjGDEraJxE9B9pNVuKKJ92otw2FPFTHglT/DOUv921vkmBX+m8o0BqRj2/CQQnkpMpMPXbZ8N 2p87XB3o5A0cWT6teUA== X-Proofpoint-ORIG-GUID: TYyMCeM2QdclMFzwXP1Ts8swtZ0LsNOs X-Authority-Analysis: v=2.4 cv=G8gs1dk5 c=1 sm=1 tr=0 ts=6a181be4 cx=c_pps a=hnmNkyzTK/kJ09Xio7VxxA==:117 a=C3Dk8TwHQYyIj7nOf9RCJw==:17 a=IkcTkHD0fZMA:10 a=NGcC8JguVDcA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=gowsoOTTUOVcmtlkKump:22 a=COk6AnOGAAAA:8 a=EUspDBNiAAAA:8 a=LmD7BKvqrCyCckpIDn8A:9 a=QEXdDO2ut3YA:10 a=PEH46H7Ffwr30OY-TuGO:22 a=TjNXssC_j7lpFel5tvFf:22 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.125,FMLib:17.12.100.49 definitions=2026-05-28_03,2026-05-26_03,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 suspectscore=0 spamscore=0 priorityscore=1501 clxscore=1015 adultscore=0 impostorscore=0 malwarescore=0 phishscore=0 bulkscore=0 lowpriorityscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2605210000 definitions=main-2605280108 From: Abhinav Kumar dp_bridge helpers take drm_bridge as an input and extract the dp_display object to be used in the dp_display module. Rather than doing it in a roundabout way, directly pass the dp_display object to these helpers so that the MST bridge can also re-use the same helpers. Signed-off-by: Abhinav Kumar Signed-off-by: Yongxing Mou Reviewed-by: Dmitry Baryshkov --- drivers/gpu/drm/msm/dp/dp_display.c | 29 +++++++++------------------ drivers/gpu/drm/msm/dp/dp_display.h | 7 +++++++ drivers/gpu/drm/msm/dp/dp_drm.c | 39 ++++++++++++++++++++++++++++++++++++- drivers/gpu/drm/msm/dp/dp_drm.h | 9 --------- 4 files changed, 54 insertions(+), 30 deletions(-) diff --git a/drivers/gpu/drm/msm/dp/dp_display.c b/drivers/gpu/drm/msm/dp/dp_display.c index 63e5b191f95c..2d5ef087648c 100644 --- a/drivers/gpu/drm/msm/dp/dp_display.c +++ b/drivers/gpu/drm/msm/dp/dp_display.c @@ -738,24 +738,21 @@ static int msm_dp_display_disable(struct msm_dp_display_private *dp) /** * msm_dp_bridge_mode_valid - callback to determine if specified mode is valid - * @bridge: Pointer to drm bridge structure + * @dp: Pointer to dp display structure * @info: display info * @mode: Pointer to drm mode structure * Returns: Validity status for specified mode */ -enum drm_mode_status msm_dp_bridge_mode_valid(struct drm_bridge *bridge, - const struct drm_display_info *info, - const struct drm_display_mode *mode) +enum drm_mode_status msm_dp_display_mode_valid(struct msm_dp *dp, + const struct drm_display_info *info, + const struct drm_display_mode *mode) { const u32 num_components = 3, default_bpp = 24; struct msm_dp_display_private *msm_dp_display; struct msm_dp_link_info *link_info; u32 mode_rate_khz = 0, supported_rate_khz = 0, mode_bpp = 0; - struct msm_dp *dp; int mode_pclk_khz = mode->clock; - dp = to_dp_bridge(bridge)->msm_dp_display; - if (!dp || !mode_pclk_khz || !dp->connector) { DRM_ERROR("invalid params\n"); return -EINVAL; @@ -1406,11 +1403,9 @@ int msm_dp_modeset_init(struct msm_dp *msm_dp_display, struct drm_device *dev, return 0; } -void msm_dp_bridge_atomic_enable(struct drm_bridge *drm_bridge, - struct drm_atomic_commit *state) +void msm_dp_display_atomic_enable(struct msm_dp *msm_dp_display, + struct drm_atomic_commit *state) { - struct msm_dp_bridge *msm_dp_bridge = to_dp_bridge(drm_bridge); - struct msm_dp *msm_dp_display = msm_dp_bridge->msm_dp_display; struct drm_crtc *crtc; struct drm_crtc_state *crtc_state; int rc = 0; @@ -1419,7 +1414,7 @@ void msm_dp_bridge_atomic_enable(struct drm_bridge *drm_bridge, dp = container_of(msm_dp_display, struct msm_dp_display_private, msm_dp_display); crtc = drm_atomic_get_new_crtc_for_encoder(state, - drm_bridge->encoder); + msm_dp_display->bridge->encoder); if (!crtc) return; crtc_state = drm_atomic_get_new_crtc_state(state, crtc); @@ -1449,11 +1444,8 @@ void msm_dp_bridge_atomic_enable(struct drm_bridge *drm_bridge, drm_dbg_dp(msm_dp_display->drm_dev, "type=%d Done\n", msm_dp_display->connector_type); } -void msm_dp_bridge_atomic_disable(struct drm_bridge *drm_bridge, - struct drm_atomic_commit *state) +void msm_dp_display_atomic_disable(struct msm_dp *dp) { - struct msm_dp_bridge *msm_dp_bridge = to_dp_bridge(drm_bridge); - struct msm_dp *dp = msm_dp_bridge->msm_dp_display; struct msm_dp_display_private *msm_dp_display; msm_dp_display = container_of(dp, struct msm_dp_display_private, msm_dp_display); @@ -1470,11 +1462,8 @@ static void msm_dp_display_unprepare(struct msm_dp_display_private *dp) drm_dbg_dp(dp->drm_dev, "type=%d Done\n", msm_dp_display->connector_type); } -void msm_dp_bridge_atomic_post_disable(struct drm_bridge *drm_bridge, - struct drm_atomic_commit *state) +void msm_dp_display_atomic_post_disable(struct msm_dp *dp) { - struct msm_dp_bridge *msm_dp_bridge = to_dp_bridge(drm_bridge); - struct msm_dp *dp = msm_dp_bridge->msm_dp_display; struct msm_dp_display_private *msm_dp_display; msm_dp_display = container_of(dp, struct msm_dp_display_private, msm_dp_display); diff --git a/drivers/gpu/drm/msm/dp/dp_display.h b/drivers/gpu/drm/msm/dp/dp_display.h index 0b65e16c790d..5116f7bbbd02 100644 --- a/drivers/gpu/drm/msm/dp/dp_display.h +++ b/drivers/gpu/drm/msm/dp/dp_display.h @@ -33,5 +33,12 @@ void msm_dp_display_signal_audio_start(struct msm_dp *msm_dp_display); void msm_dp_display_signal_audio_complete(struct msm_dp *msm_dp_display); void msm_dp_display_set_psr(struct msm_dp *dp, bool enter); void msm_dp_display_debugfs_init(struct msm_dp *msm_dp_display, struct dentry *dentry, bool is_edp); +void msm_dp_display_atomic_post_disable(struct msm_dp *dp_display); +void msm_dp_display_atomic_disable(struct msm_dp *dp_display); +void msm_dp_display_atomic_enable(struct msm_dp *dp_display, + struct drm_atomic_commit *state); +enum drm_mode_status msm_dp_display_mode_valid(struct msm_dp *dp, + const struct drm_display_info *info, + const struct drm_display_mode *mode); #endif /* _DP_DISPLAY_H_ */ diff --git a/drivers/gpu/drm/msm/dp/dp_drm.c b/drivers/gpu/drm/msm/dp/dp_drm.c index 6ac5bac903d9..6b8923d9dff4 100644 --- a/drivers/gpu/drm/msm/dp/dp_drm.c +++ b/drivers/gpu/drm/msm/dp/dp_drm.c @@ -49,6 +49,43 @@ static void msm_dp_bridge_debugfs_init(struct drm_bridge *bridge, struct dentry msm_dp_display_debugfs_init(dp, root, false); } +static void msm_dp_bridge_atomic_enable(struct drm_bridge *drm_bridge, + struct drm_atomic_commit *state) +{ + struct msm_dp_bridge *dp_bridge = to_dp_bridge(drm_bridge); + struct msm_dp *dp = dp_bridge->msm_dp_display; + + msm_dp_display_atomic_enable(dp, state); +} + +static void msm_dp_bridge_atomic_disable(struct drm_bridge *drm_bridge, + struct drm_atomic_commit *state) +{ + struct msm_dp_bridge *dp_bridge = to_dp_bridge(drm_bridge); + struct msm_dp *dp = dp_bridge->msm_dp_display; + + msm_dp_display_atomic_disable(dp); +} + +static void msm_dp_bridge_atomic_post_disable(struct drm_bridge *drm_bridge, + struct drm_atomic_commit *state) +{ + struct msm_dp_bridge *dp_bridge = to_dp_bridge(drm_bridge); + struct msm_dp *dp = dp_bridge->msm_dp_display; + + msm_dp_display_atomic_post_disable(dp); +} + +static enum drm_mode_status msm_dp_bridge_mode_valid(struct drm_bridge *drm_bridge, + const struct drm_display_info *info, + const struct drm_display_mode *mode) +{ + struct msm_dp_bridge *dp_bridge = to_dp_bridge(drm_bridge); + struct msm_dp *dp = dp_bridge->msm_dp_display; + + return msm_dp_display_mode_valid(dp, info, mode); +} + static const struct drm_bridge_funcs msm_dp_bridge_ops = { .atomic_duplicate_state = drm_atomic_helper_bridge_duplicate_state, .atomic_destroy_state = drm_atomic_helper_bridge_destroy_state, @@ -115,7 +152,7 @@ static void msm_edp_bridge_atomic_enable(struct drm_bridge *drm_bridge, return; } - msm_dp_bridge_atomic_enable(drm_bridge, state); + msm_dp_display_atomic_enable(dp, state); } static void msm_edp_bridge_atomic_disable(struct drm_bridge *drm_bridge, diff --git a/drivers/gpu/drm/msm/dp/dp_drm.h b/drivers/gpu/drm/msm/dp/dp_drm.h index 4bd788ea05d5..da412c788503 100644 --- a/drivers/gpu/drm/msm/dp/dp_drm.h +++ b/drivers/gpu/drm/msm/dp/dp_drm.h @@ -27,15 +27,6 @@ int msm_dp_bridge_init(struct msm_dp *msm_dp_display, struct drm_device *dev, enum drm_connector_status msm_dp_bridge_detect(struct drm_bridge *bridge, struct drm_connector *connector); -void msm_dp_bridge_atomic_enable(struct drm_bridge *drm_bridge, - struct drm_atomic_commit *state); -void msm_dp_bridge_atomic_disable(struct drm_bridge *drm_bridge, - struct drm_atomic_commit *state); -void msm_dp_bridge_atomic_post_disable(struct drm_bridge *drm_bridge, - struct drm_atomic_commit *state); -enum drm_mode_status msm_dp_bridge_mode_valid(struct drm_bridge *bridge, - const struct drm_display_info *info, - const struct drm_display_mode *mode); void msm_dp_bridge_hpd_enable(struct drm_bridge *bridge); void msm_dp_bridge_hpd_disable(struct drm_bridge *bridge); void msm_dp_bridge_hpd_notify(struct drm_bridge *bridge, -- 2.43.0