From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 8C78537BE83 for ; Thu, 28 May 2026 10:40:48 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1779964851; cv=none; b=mKGwUZ+0XGfWJYujjJUPFZSNtRR58CF/sBDnb+I2gpe0fbie2hG+NeFnW2vjbXo8f5JrtyxTYQrqCUtT6DffPuaamJtj4RJbTSpMANDIH6pupAzcSyeWyjSte6U5YL3JQSysg4OHkNX4F+BitzVx01OUjWRkk6niRAfnHNyBVQI= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1779964851; c=relaxed/simple; bh=HuWHEfgETeqeFInaSeDlkVr7MomHzKqKAmZIdQ6wMSs=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=Qoho3Ph6d1GcbWK/At4yyCyFyw4hjbJv77nBDgN/fF3Wv8I3b15mk/TTXPVydsHXNXb70u5AHu7oEdzPh9T4UHEydJeEbpRel7BpStPUsEDexhoRpBZ9ez18qgPvnYrqkgceoK1+LAQJNQfcgr0ecntqU8tfqNoj6SDUp4N1sUY= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=UFzQumZk; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=SdxpZlhE; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="UFzQumZk"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="SdxpZlhE" Received: from pps.filterd (m0279864.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 64S8vc8Y566596 for ; Thu, 28 May 2026 10:40:47 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= Duf46m0jTOVOH0fYjqS+1d3N2OndiCBozOdXn5npkR4=; b=UFzQumZkeLJo/jlu /Bb61ORiDKfz1ybsmWAET7qFYJAMHa0A6GaqOmQ6IXYtuI/YdyIBVBYa7zIfK6IL Qx5H4uamBTYzPbpSo9OE5e1M0YjCPCTlB3pcLvKKAJGmMMFapHfWWIrauhrv1IR0 kpEIybLnK5ABziaWPLygVf8K7jY/GSYpk8XSBHX8OWEz9ytDIwWi6bzNehMyQ8Bg KIIwN4FgotKMYC6g94zerUnp+m3/cfz5Xdtww7zIqAHxITfU+tOQy+ultSQeSchJ JXA0UuXvw+J7AmCpZ1kKhq8eAvvUHuSUglXC/zMghHae4xhlRbHOYayUFrPN4Sg5 s+hwBg== Received: from mail-qk1-f200.google.com (mail-qk1-f200.google.com [209.85.222.200]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4ee7ynjd76-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Thu, 28 May 2026 10:40:47 +0000 (GMT) Received: by mail-qk1-f200.google.com with SMTP id af79cd13be357-914a8522bd2so1457058285a.1 for ; Thu, 28 May 2026 03:40:47 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1779964846; x=1780569646; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=Duf46m0jTOVOH0fYjqS+1d3N2OndiCBozOdXn5npkR4=; b=SdxpZlhEyVgeCkvX6Btn2L61aEjbyRDvX1GWqpT4NbIhdQhvi7gralztCesV6oLRWK ucKCfdUWrKPTjuO6G00k5WPEAdZfoqDltFKUrU+Ks7i2WkB1D9ja5A6KE91HYSztoH08 AqRdQLqI2uTfKws2YjIS04owjcgQYoyyARFl2bpru5M2tN5EZU6Ilana0yrPpMJkzt1x O8RNrDLcuzNgpnxkmPZsHD5E/5Y6UIXTOZfVLogpjrS2qv/oQQ3wtI81QZgfi09uC3Y2 4famSImmrGzpk1VUoZ0fkvJYf09+gaOn/lJ3IMDdRUX4eJzYOdBbSbaT2eneCMz00iU0 HIVw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1779964846; x=1780569646; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=Duf46m0jTOVOH0fYjqS+1d3N2OndiCBozOdXn5npkR4=; b=i3x7PcsjDzBd7pAxS/e8BtZYOHShCE2R6S6RqwsPrFkxo2KvOb+YPPFHvURUy2Tk47 tdifjdm/PdeQbZq6340UJMbY3k90fs7aFFMvOf9Pr+LTUEAV1HHL6AIY94DbSYHgyFZb laMAAFt/OxI9aXk5hrTA2hdkE2A9YG/jGCc3lFQW1Pt1PiJsOzKu7WH2E+LlBnHIJRAT NkJlBifliWCWRXwj+obadlrh3hCNRO1VPq1ltPzIv35YCP36Kcml3MdY36DpQaeLxwp+ 8N7z5HQkaHmVYjmPJD97BuWUud73KT0Of/KSiI6XN1oJ+KHtsanXLBZRx4rjt2udYD/i +sEA== X-Forwarded-Encrypted: i=1; AFNElJ+wxZozxLN8NiroRm1V+tlhnpUCD8gfs/VlOdWf0Qh4L8m57PFXE4Yh+uCVSBpV6p8yPG6rLpGM//hNJA4=@vger.kernel.org X-Gm-Message-State: AOJu0YzspdlouInmtlcVxd238y7B449t2ChRjlbxVB0zNlageTBFeX4f ypAhGQnOj2m/0LObO0iWEL3LtlJ+OuxTr2wiSEbNt/by3vgi67O6Qik3wTprNw1LGSlFZwdZhjN gcV2CxAI6TeE+RlnyYq9xjonuuY9WlBXR1NTnHE0OJEka5SMqd/OtOy5h/2KBaph3N5c= X-Gm-Gg: Acq92OEYrZ/55+9IVBDoD9K+alD3Of/Zn/P4MNCfRgsgvCIIj6uG+cZPGoFHLdGUqvd 7yEFuq4z4IWXmnPoc8xUIE8N9Slf3aHMT06KvKNfOMRnZYQIGWT6VIHllIt6h85+ARqZiADhPQ6 eue8hNyYwrkSoLSYlFbRnhbPgsIkULhfYjYq3QHfAN3B5gOSs1GFVUbPnEx/8qxv1p++iFcU6oQ B9JxfqkhlGI3guOjThFqBcTn+N76e6AihTxI0FTwPMxyoCjY4IjROPryb0MDLAEvj6GdaZcw8Mb qWDAuEabaiBXD4fi1dBfpms+QbVwfuhFDUGqvjA6zAnvTbDWWCmttrxuMwOik1rUMqmlQQv54y7 iqeyiqsUJ3N97MPSfvrN3FSG+MIrRKTflbxAS+yBVXPzeJic5bvF71X+V/Ex/w9XhIJLvXqoHFt go47UjDsmv5Uhjc0lxYg== X-Received: by 2002:a05:620a:4115:b0:914:c3e2:c24 with SMTP id af79cd13be357-9152170c5f8mr88253185a.25.1779964846091; Thu, 28 May 2026 03:40:46 -0700 (PDT) X-Received: by 2002:a05:620a:4115:b0:914:c3e2:c24 with SMTP id af79cd13be357-9152170c5f8mr88250685a.25.1779964845626; Thu, 28 May 2026 03:40:45 -0700 (PDT) Received: from yongmou2.ap.qualcomm.com (Global_NAT1_IAD_FW.qualcomm.com. [129.46.232.65]) by smtp.gmail.com with ESMTPSA id af79cd13be357-914f86fffddsm755148485a.12.2026.05.28.03.40.41 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 28 May 2026 03:40:45 -0700 (PDT) From: Yongxing Mou Date: Thu, 28 May 2026 18:40:23 +0800 Subject: [PATCH v5 02/15] drm/msm/dp: drop deprecated .mode_set() and use .atomic_enable Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: 7bit Message-Id: <20260528-dp_mstclean-v5-2-a9221c1f1f3b@oss.qualcomm.com> References: <20260528-dp_mstclean-v5-0-a9221c1f1f3b@oss.qualcomm.com> In-Reply-To: <20260528-dp_mstclean-v5-0-a9221c1f1f3b@oss.qualcomm.com> To: Rob Clark , Dmitry Baryshkov , Abhinav Kumar , Jessica Zhang , Sean Paul , Marijn Suijten , David Airlie , Simona Vetter Cc: linux-arm-msm@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org, linux-kernel@vger.kernel.org, Yongxing Mou , Abhinav Kumar , Dmitry Baryshkov X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=ed25519-sha256; t=1779964831; l=8155; i=yongxing.mou@oss.qualcomm.com; s=20250910; h=from:subject:message-id; bh=HuWHEfgETeqeFInaSeDlkVr7MomHzKqKAmZIdQ6wMSs=; b=gHkSlwsNKGcvvmq9q0F1pynj7w6t1SL+SYP4oaAUT7blSsyEKHc0w5L+cmEtMgVdo2DJdRTRj akWuviaWo6mCPCiWaHZbmGb+B77sAD8MzGYyzVJwYbSoVIKoM8f2iY4 X-Developer-Key: i=yongxing.mou@oss.qualcomm.com; a=ed25519; pk=rAy5J1eP+V7OXqH5FJ7ngMCtUrnHhut30ZTldOj52UM= X-Proofpoint-GUID: F8iDHdWDWmKg0-8vLicNDILf5hiBiVO7 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNTI4MDEwNiBTYWx0ZWRfX4ozCvG28CfPg +E0Qn0YSKX8MjcmJRB2DkkOuln0V4Z/O3QjR/EZ6z69LNiAg2AxPQD7cpewX9MK6Pj0UTqQrOsS 0HPnldjhFd55yGCW6OposiU9wjQpk8gGJobnPD7WfKI77+LYc2BVw5IdVZ8LUn2c95MBlUDf4Vl Vx75JyoaMTUCHvQgmuEh6e3Zmm/v+VMKkA7ycMusFBJt1NM61BX2mcBUmYMv/j4NfcBjs2XvWRQ t1sCceinZVU47ojmcxNApdPEoGluDC7ckcFu2vRUCEcmcHKG8tQkmHQBp6UUatkXdf6rm9afMK7 WodMuPiCF5fdDC3/KcApVr6+1LA02UHSoFu9ok0MZwqWfR2cGeEB6cbvt+dbwoP8VZ4wmlzP7If dgfFu2W+GoVJhp8Z75XjxuwyOke+jTAryyQPY43MR05Fiz/Iyqk6FiI7Yf2xYRTHw1mCAftQ4nG rtZ/yiv7moX9Wb+HkYQ== X-Proofpoint-ORIG-GUID: F8iDHdWDWmKg0-8vLicNDILf5hiBiVO7 X-Authority-Analysis: v=2.4 cv=Eo7iaycA c=1 sm=1 tr=0 ts=6a181baf cx=c_pps a=hnmNkyzTK/kJ09Xio7VxxA==:117 a=C3Dk8TwHQYyIj7nOf9RCJw==:17 a=IkcTkHD0fZMA:10 a=NGcC8JguVDcA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=DJpcGTmdVt4CTyJn9g5Z:22 a=COk6AnOGAAAA:8 a=EUspDBNiAAAA:8 a=ohAeICWEHyx3i1rom8gA:9 a=QEXdDO2ut3YA:10 a=PEH46H7Ffwr30OY-TuGO:22 a=TjNXssC_j7lpFel5tvFf:22 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.125,FMLib:17.12.100.49 definitions=2026-05-28_03,2026-05-26_03,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 clxscore=1015 impostorscore=0 suspectscore=0 adultscore=0 spamscore=0 bulkscore=0 lowpriorityscore=0 malwarescore=0 priorityscore=1501 phishscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2605210000 definitions=main-2605280106 The bridge .mode_set() callback is deprecated. Remove it and move all mode setup logic to .atomic_enable(), where the adjusted_mode is available from the atomic CRTC state. Drop msm_dp_mode from msm_dp_display_private and store the mode directly in the panel, as it was only used as a temporary cache. Both changes are limited to msm_dp_display_set_mode and are kept in a single patch. Signed-off-by: Abhinav Kumar Signed-off-by: Yongxing Mou Reviewed-by: Dmitry Baryshkov --- drivers/gpu/drm/msm/dp/dp_display.c | 81 ++++++++++++++----------------------- drivers/gpu/drm/msm/dp/dp_drm.c | 2 - drivers/gpu/drm/msm/dp/dp_drm.h | 3 -- 3 files changed, 31 insertions(+), 55 deletions(-) diff --git a/drivers/gpu/drm/msm/dp/dp_display.c b/drivers/gpu/drm/msm/dp/dp_display.c index e3682c4d6077..181d238addfc 100644 --- a/drivers/gpu/drm/msm/dp/dp_display.c +++ b/drivers/gpu/drm/msm/dp/dp_display.c @@ -63,7 +63,6 @@ struct msm_dp_display_private { struct msm_dp_panel *panel; struct msm_dp_ctrl *ctrl; - struct msm_dp_display_mode msm_dp_mode; struct msm_dp msm_dp_display; /* wait for audio signaling */ @@ -597,16 +596,33 @@ static int msm_dp_init_sub_modules(struct msm_dp_display_private *dp) } static int msm_dp_display_set_mode(struct msm_dp *msm_dp_display, - struct msm_dp_display_mode *mode) + const struct drm_display_mode *adjusted_mode, + struct msm_dp_panel *msm_dp_panel) { struct msm_dp_display_private *dp; + u32 bpp; dp = container_of(msm_dp_display, struct msm_dp_display_private, msm_dp_display); - drm_mode_copy(&dp->panel->msm_dp_mode.drm_mode, &mode->drm_mode); - dp->panel->msm_dp_mode.bpp = mode->bpp; - dp->panel->msm_dp_mode.out_fmt_is_yuv_420 = mode->out_fmt_is_yuv_420; - msm_dp_panel_init_panel_info(dp->panel); + drm_mode_copy(&msm_dp_panel->msm_dp_mode.drm_mode, adjusted_mode); + if (msm_dp_display_check_video_test(msm_dp_display)) + bpp = msm_dp_display_get_test_bpp(msm_dp_display); + else + bpp = msm_dp_panel->connector->display_info.bpc * 3; + + msm_dp_panel->msm_dp_mode.bpp = bpp ? bpp : 24; /* Default bpp */ + msm_dp_panel->msm_dp_mode.v_active_low = + !!(adjusted_mode->flags & DRM_MODE_FLAG_NVSYNC); + msm_dp_panel->msm_dp_mode.h_active_low = + !!(adjusted_mode->flags & DRM_MODE_FLAG_NHSYNC); + msm_dp_panel->msm_dp_mode.out_fmt_is_yuv_420 = + drm_mode_is_420_only(&msm_dp_panel->connector->display_info, adjusted_mode) && + msm_dp_panel->vsc_sdp_supported; + msm_dp_panel_init_panel_info(msm_dp_panel); + + /* populate wide_bus_support to different layers */ + dp->ctrl->wide_bus_en = + msm_dp_panel->msm_dp_mode.out_fmt_is_yuv_420 ? false : dp->wide_bus_supported; return 0; } @@ -1309,7 +1325,7 @@ bool msm_dp_wide_bus_available(const struct msm_dp *msm_dp_display) dp = container_of(msm_dp_display, struct msm_dp_display_private, msm_dp_display); - if (dp->msm_dp_mode.out_fmt_is_yuv_420) + if (dp->panel->msm_dp_mode.out_fmt_is_yuv_420) return false; return dp->wide_bus_supported; @@ -1365,15 +1381,19 @@ void msm_dp_bridge_atomic_enable(struct drm_bridge *drm_bridge, { struct msm_dp_bridge *msm_dp_bridge = to_dp_bridge(drm_bridge); struct msm_dp *dp = msm_dp_bridge->msm_dp_display; + struct drm_crtc *crtc; + struct drm_crtc_state *crtc_state; int rc = 0; struct msm_dp_display_private *msm_dp_display; bool force_link_train = false; msm_dp_display = container_of(dp, struct msm_dp_display_private, msm_dp_display); - if (!msm_dp_display->msm_dp_mode.drm_mode.clock) { - DRM_ERROR("invalid params\n"); + + crtc = drm_atomic_get_new_crtc_for_encoder(state, + drm_bridge->encoder); + if (!crtc) return; - } + crtc_state = drm_atomic_get_new_crtc_state(state, crtc); if (dp->is_edp) msm_dp_hpd_plug_handle(msm_dp_display); @@ -1386,7 +1406,7 @@ void msm_dp_bridge_atomic_enable(struct drm_bridge *drm_bridge, if (msm_dp_display->link->sink_count == 0) return; - rc = msm_dp_display_set_mode(dp, &msm_dp_display->msm_dp_mode); + rc = msm_dp_display_set_mode(dp, &crtc_state->adjusted_mode, msm_dp_display->panel); if (rc) { DRM_ERROR("Failed to perform a mode set, rc=%d\n", rc); return; @@ -1446,45 +1466,6 @@ void msm_dp_bridge_atomic_post_disable(struct drm_bridge *drm_bridge, pm_runtime_put_sync(&dp->pdev->dev); } -void msm_dp_bridge_mode_set(struct drm_bridge *drm_bridge, - const struct drm_display_mode *mode, - const struct drm_display_mode *adjusted_mode) -{ - struct msm_dp_bridge *msm_dp_bridge = to_dp_bridge(drm_bridge); - struct msm_dp *dp = msm_dp_bridge->msm_dp_display; - struct msm_dp_display_private *msm_dp_display; - struct msm_dp_panel *msm_dp_panel; - - msm_dp_display = container_of(dp, struct msm_dp_display_private, msm_dp_display); - msm_dp_panel = msm_dp_display->panel; - - memset(&msm_dp_display->msm_dp_mode, 0x0, sizeof(struct msm_dp_display_mode)); - - if (msm_dp_display_check_video_test(dp)) - msm_dp_display->msm_dp_mode.bpp = msm_dp_display_get_test_bpp(dp); - else /* Default num_components per pixel = 3 */ - msm_dp_display->msm_dp_mode.bpp = dp->connector->display_info.bpc * 3; - - if (!msm_dp_display->msm_dp_mode.bpp) - msm_dp_display->msm_dp_mode.bpp = 24; /* Default bpp */ - - drm_mode_copy(&msm_dp_display->msm_dp_mode.drm_mode, adjusted_mode); - - msm_dp_display->msm_dp_mode.v_active_low = - !!(msm_dp_display->msm_dp_mode.drm_mode.flags & DRM_MODE_FLAG_NVSYNC); - - msm_dp_display->msm_dp_mode.h_active_low = - !!(msm_dp_display->msm_dp_mode.drm_mode.flags & DRM_MODE_FLAG_NHSYNC); - - msm_dp_display->msm_dp_mode.out_fmt_is_yuv_420 = - drm_mode_is_420_only(&dp->connector->display_info, adjusted_mode) && - msm_dp_panel->vsc_sdp_supported; - - /* populate wide_bus_support to different layers */ - msm_dp_display->ctrl->wide_bus_en = - msm_dp_display->msm_dp_mode.out_fmt_is_yuv_420 ? false : msm_dp_display->wide_bus_supported; -} - void msm_dp_bridge_hpd_enable(struct drm_bridge *bridge) { struct msm_dp_bridge *msm_dp_bridge = to_dp_bridge(bridge); diff --git a/drivers/gpu/drm/msm/dp/dp_drm.c b/drivers/gpu/drm/msm/dp/dp_drm.c index b659d22f5f28..6ac5bac903d9 100644 --- a/drivers/gpu/drm/msm/dp/dp_drm.c +++ b/drivers/gpu/drm/msm/dp/dp_drm.c @@ -56,7 +56,6 @@ static const struct drm_bridge_funcs msm_dp_bridge_ops = { .atomic_enable = msm_dp_bridge_atomic_enable, .atomic_disable = msm_dp_bridge_atomic_disable, .atomic_post_disable = msm_dp_bridge_atomic_post_disable, - .mode_set = msm_dp_bridge_mode_set, .mode_valid = msm_dp_bridge_mode_valid, .get_modes = msm_dp_bridge_get_modes, .detect = msm_dp_bridge_detect, @@ -233,7 +232,6 @@ static const struct drm_bridge_funcs msm_edp_bridge_ops = { .atomic_enable = msm_edp_bridge_atomic_enable, .atomic_disable = msm_edp_bridge_atomic_disable, .atomic_post_disable = msm_edp_bridge_atomic_post_disable, - .mode_set = msm_dp_bridge_mode_set, .mode_valid = msm_edp_bridge_mode_valid, .atomic_reset = drm_atomic_helper_bridge_reset, .atomic_duplicate_state = drm_atomic_helper_bridge_duplicate_state, diff --git a/drivers/gpu/drm/msm/dp/dp_drm.h b/drivers/gpu/drm/msm/dp/dp_drm.h index 041aa026ae2e..4bd788ea05d5 100644 --- a/drivers/gpu/drm/msm/dp/dp_drm.h +++ b/drivers/gpu/drm/msm/dp/dp_drm.h @@ -36,9 +36,6 @@ void msm_dp_bridge_atomic_post_disable(struct drm_bridge *drm_bridge, enum drm_mode_status msm_dp_bridge_mode_valid(struct drm_bridge *bridge, const struct drm_display_info *info, const struct drm_display_mode *mode); -void msm_dp_bridge_mode_set(struct drm_bridge *drm_bridge, - const struct drm_display_mode *mode, - const struct drm_display_mode *adjusted_mode); void msm_dp_bridge_hpd_enable(struct drm_bridge *bridge); void msm_dp_bridge_hpd_disable(struct drm_bridge *bridge); void msm_dp_bridge_hpd_notify(struct drm_bridge *bridge, -- 2.43.0