From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-wm1-f43.google.com (mail-wm1-f43.google.com [209.85.128.43]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id C666C352025 for ; Fri, 29 May 2026 14:47:16 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.43 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780066038; cv=none; b=O85O8SaatrVp6zOTYyGmk1ZqEBc275Ks1p91/R94FtfF9Qr69k1MWDSVYzeEAZ6KMyqQqcdEV53EPasm3U81QxxubhvGodxy5KlNWOMnSABSI9AR669S4hezmyPFCCXXH1ShVLR75mKXxm5RQArwHqABeRbkOn3U7xmvpRie0d4= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780066038; c=relaxed/simple; bh=KT7MvjfDTgWyOnGlTYAhb70KiKX0WXu5r48vjPq4Ugo=; h=From:To:Cc:Subject:Date:Message-ID:MIME-Version; b=JNIMvuEGTw7U74wttciyUySaoDQELtAvlu+fSeLOAu8AOZ1J0nqooVhd93yxdLnC4TxvOWktKRpjBJtblul1tl7JD7IEYRVVL4FOwo2EJ2CgTHAZsKOvpl6nKN8ysEisQjc0wYtn24NHL7+PFbDcOvWSdPXFeYsV5w0ZlNaBZZg= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com; spf=pass smtp.mailfrom=amarulasolutions.com; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b=UHh5e78d; arc=none smtp.client-ip=209.85.128.43 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b="UHh5e78d" Received: by mail-wm1-f43.google.com with SMTP id 5b1f17b1804b1-48a563e4ef7so99237065e9.0 for ; Fri, 29 May 2026 07:47:16 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1780066035; x=1780670835; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to; bh=uXAnr2ji1K1FMxfIa+2dWup2lSJTGHNXhn3K7ZsSAnw=; b=UHh5e78dkLsUOXXtKzmaUtemsS3Q3NNZTcUdIluLng72AySsmU+XmXsm//YgTDgFpz 9uQRcwY3nTsRsWYVl0xTegT6WqgF5TBBzkEMUYZ6IcSkZqHFW80+MPjNdjk/zKIQ9nHq h980tYF5k/b6xf37/rh0IihWZDIBaxqkXYLTc= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1780066035; x=1780670835; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-gg:x-gm-message-state:from:to:cc:subject:date :message-id:reply-to; bh=uXAnr2ji1K1FMxfIa+2dWup2lSJTGHNXhn3K7ZsSAnw=; b=o5zgk51/lYHFz4TqXYxFXYTmsK5oyUOGJhf/JFTAVlJZVfHvDUxR0k7J+40Qxjgn4M tMdlW4Bu/TV5NMYQ0dwRD/5XYtpK0mq5Cmq51gzHpqRU0XfH6zz1B7Vn/s8/eYO+5QS1 y6M/c4666eIxd/5TOBldE0E10572j4c/47xjJtoKf6QvaJFXnrAIzHwHSF2Bqltx8/z1 bMr83sice2LXZ4BTEFR7mstLJy7y8xDntMqKLfVhBM/dsvpc1ElU3JWvaPZTgmfBK51s /ITjMhgQ6ZcrQf8qZ+e5SHk2YzeKM/s+mH/6g5a9IfuCT8FRoOcOP4aSfEldX+44xhYn U1Mw== X-Gm-Message-State: AOJu0Yw2lhE43PPmt1I1EGX8LvS/rjULPHcOpmEMy+87gF9JJWbyB7me RFarEMrAVGodxqSK6u/dmphsefiqajtwPGXnwqpQlokU9/Wq4oTdj5ZzL2UrZpSrJXed+XxXEgi sK25d X-Gm-Gg: Acq92OF//s1/z8f+jygfqqlDxAAaihvOsJJUqOF+g9moMcD4/YcmQIx8FiYsgnRCQPr jF/SvDXM+pAqAVT5DHGvRwtBKRycUqk8AVv6mjvFetkrnE8pCA7PWdcDS+/Zg6kqrYzUKN8h+mt 5o25KC0ps6hXiIQjgfyaiwY/GGoL7B5XcONUsfutWUxuZvNStBg3UvfBuhOGPvnW28rDv/yP0ib TI8KJ9afX+kKAUc5yRlI7O7oS4rMT9D7zsQ5CBVi2U5Qk7VBDLx/BT6cFBInw/QYV7BT4vHBWFC ohTM/0B+Pj34oQfERaEyELRR19CYBF7/KtTVW5Ot8SCH+P3WpetPPdYR0yFJpxOvRlHIRVAXkrl rE7kuf3PUk2vIh4Khc0L30la0X6xGLK911iWcKn8vHFtW2fGx5FhwhDhY19CD68o7wtQ2c3OAWE l7V6AppT7KgCfsqSRpw0GyC3Mvs89stKqkiK4vnOcW9ODK+4n4d3W09YdlEBg0glaS1t5MuLz7h GVLfnGcOjRNz+yNpjfNJPRnmUEnjIH8I6oDQ1oAh908cQdlW+BthOkZyO8= X-Received: by 2002:a05:600d:848a:b0:490:60cb:55f0 with SMTP id 5b1f17b1804b1-4909c0aa2c7mr40837195e9.21.1780066035193; Fri, 29 May 2026 07:47:15 -0700 (PDT) Received: from dario-ThinkPad-P14s-Gen-5.amarulasolutions.com ([2.196.43.161]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-4909d6eb470sm38694785e9.10.2026.05.29.07.47.13 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 29 May 2026 07:47:14 -0700 (PDT) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: domenico.acri@engicam.com, francesco.utel@engicam.com, michael@amarulasolutions.com, linux-amarula@amarulasolutions.com, Dario Binacchi , Alexandre Torgue , Amelie Delaunay , Arnd Bergmann , Bjorn Andersson , Christophe Parant , Conor Dooley , Dmitry Baryshkov , Eric Biggers , Geert Uytterhoeven , Himanshu Bhavani , Konrad Dybcio , Krzysztof Kozlowski , Krzysztof Kozlowski , Luca Weiss , Maxime Coquelin , Michal Simek , Rob Herring , Sven Peter , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-stm32@st-md-mailman.stormreply.com Subject: [PATCH v2 00/15] arm64: support Engicam MicroGEA-STM32MP257-RMM board Date: Fri, 29 May 2026 16:46:14 +0200 Message-ID: <20260529144707.3931919-1-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit This series adds initial support for the Engicam MicroGEA-STM32MP257-RMM board based on the MicroGEA-STM32MP257 SoM. The support includes device tree descriptions for both the SoM and the carrier board, together with the required pinctrl definitions for the peripherals used. The series also updates the arm64 defconfig accordingly. Notes: Following Arnd's guidance [1], patch 14/15 "arm64: defconfig: cleanup the defconfig" is kept in this series purely for review purposes. Since a better version of this change has already been merged via Krzysztof's cleanups, this patch will be skipped once the review is complete. [1] https://lore.kernel.org/all/3e23b0c6-6968-4c87-8d34-f44b8af1df82@app.fastmail.com/ Changes in v2: - Add Acked-by of Conor Dooley for patch 0/1 "dt-bindings: arm: stm32: support Engicam MicroGEA-STM32MP257-RMM board" - Add resets property to dts CAN node. Suggested by Sashiko. - Drop the clocks property from the sai1 node in stm32mp257-engicam-microgea-rmm.dts to avoid overriding the peripheral bus clock reference defined in the base SoC device tree. Suggested by Sashiko. - Reference the existing labeled nodes directly at the root level using &sai1a and &sai1b in stm32mp257-engicam-microgea-rmm.dts instead of redefining the entire node structure and redeclaring the labels. Suggested by Sashiko. - Drop the #clock-cells property from sai1a and remove the reference to sai1a from the clocks array in sai1b, relying strictly on the st,sync property to handle internal synchronization. Dario Binacchi (15): dt-bindings: arm: stm32: support Engicam MicroGEA-STM32MP257-RMM board arm64: dts: st: add SDMMC2 support on stm32mp25 arm64: dts: st: add CAN1 support on stm32mp25 arm64: dts: st: add i2c1 pins for stm32mp25 arm64: dts: st: add ltdc pins for stm32mp25 arm64: dts: st: add can1 pins for stm32mp25 arm64: dts: st: add pwm2/pwm4 pins for stm32mp25 arm64: dts: st: add sai1 pins for stm32mp25 arm64: dts: st: add sdmmc2 pins for stm32mp25 arm64: dts: st: add spi1 pins for stm32mp25 arm64: dts: st: add usart1 pins for stm32mp25 arm64: dts: st: support Engicam MicroGEA-STM32MP257 SoM arm64: dts: st: support Engicam MicroGEA-STM32MP257-RMM board arm64: defconfig: cleanup the defconfig arm64: defconfig: enable configs for Engicam MicroGEA-STM32MP257-RMM .../devicetree/bindings/arm/stm32/stm32.yaml | 7 + arch/arm64/boot/dts/st/Makefile | 1 + arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi | 328 ++++++++++++++++++ arch/arm64/boot/dts/st/stm32mp251.dtsi | 15 + arch/arm64/boot/dts/st/stm32mp253.dtsi | 16 + .../st/stm32mp257-engicam-microgea-rmm.dts | 319 +++++++++++++++++ .../dts/st/stm32mp257-engicam-microgea.dtsi | 64 ++++ arch/arm64/configs/defconfig | 293 ++++++---------- 8 files changed, 861 insertions(+), 182 deletions(-) create mode 100644 arch/arm64/boot/dts/st/stm32mp257-engicam-microgea-rmm.dts create mode 100644 arch/arm64/boot/dts/st/stm32mp257-engicam-microgea.dtsi -- 2.43.0 base-commit: 8fde5d1d47f69db6082dfa34500c27f8485389a5 branch: stm32mp257d-microgea