From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-wm1-f50.google.com (mail-wm1-f50.google.com [209.85.128.50]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id C57F63D75B6 for ; Fri, 29 May 2026 14:47:38 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.50 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780066060; cv=none; b=OfZK8fLnvaS1wRH2vntsF1dg56RzBTR8SMa2lzPIwX0OVhTrBkSNHg5YiuhLYVtgzSHt9MRwfnfrTyvTK9F4fr3kgSKvcBriyAEwkInVfX9O63b2whW01TNkuGQPrFM33TyyiuW5s9PDvATlm8m2ByuQpk5uL010gtYtU/Yc52o= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780066060; c=relaxed/simple; bh=qKGFRSvuiN42cXFAmURmIbU2KGhkH6k0xTuWEXt1CMo=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=PRzCQEMoNfonlEA0ca8HZBpc3k8WW6vRES59e5yh88+MF4hyFtufjLjzu+3rhxs2fmZbMoIuocPvnL9DDNVs8rTRp1cKOIvwjBlx3Sro8yY+bB0Sg9tFX5lPNY2De0n+iwSc5wecVsT89zUpSp/FY7PyBHwbKoEE0kyT8sprlMA= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com; spf=pass smtp.mailfrom=amarulasolutions.com; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b=bQj8SxR3; arc=none smtp.client-ip=209.85.128.50 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b="bQj8SxR3" Received: by mail-wm1-f50.google.com with SMTP id 5b1f17b1804b1-490388fd0dbso83527305e9.0 for ; Fri, 29 May 2026 07:47:38 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1780066057; x=1780670857; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=F377Fo6uOcwDkhqFQvTWG9lQAWoEou84WBnGGfIw1vU=; b=bQj8SxR34Na2dykxleXqkLQCUIhechpNFuXwJ4HZ4HEssMnZoSz6gi6AekFReBpJOe a2P9Hzltr4DXy+hl8OULhkCraGPpvKeVTvR8GwJrhOBI/nmLvghlPwuFDrR4B0GNZ7qC gzPGaKO/PRYRrKUNwTzlGOPceFGU823os+ZNw= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1780066057; x=1780670857; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=F377Fo6uOcwDkhqFQvTWG9lQAWoEou84WBnGGfIw1vU=; b=eMg7JSV5pHBjcKM+bg9nurrm5Bzxt6k/CG5Qo+5UJqGF5MMcDLfF2tIeG5ECzPpjTn Uv4mqSU0opghlGuPgqoI7q2cXEO14LFVJaw4gPR0190Hw631UOcQTbpqv1QxjF3LsvCZ ohvciRxqF9+FVOkfOsSbtAFyuFd8k6XxuuIgWHCor9QmC4yhOk8iCCWyLP0tiztk2b9K gPT4QDTymKEkbzjh8hgikywwHY5KH432dgERH76cdzxW4DtIo2k1bxJL4Uqxyh+cSO3I EiZE7Fm6Yu3XbnNI1h+eDGePNUrIHYXSrrcFnj3oeeSWtKJ30MKfYWFRN8va82gbBOCg oNGA== X-Gm-Message-State: AOJu0YxNBsIYmYigQH7Lyyrqv49BE4Zt/d23k0AWuRSQkFGw5jyTCwXw EpIXgOHJv03u40RNosHVd8D6nFVARvG1d+hurYsAa0wy4hnxySwrNhrD2JrYc6KJJgldfpYM9P0 ZBVIE X-Gm-Gg: Acq92OE+vaA2UYpkdkLJ21yC2YVSyxwegPdz1eHR95r19l8A7ynRPsq7yDRFBJ8lhiK UannIe0pw4okK51xe80Pc/S8SxCuBD7+QMRJb4ASu6Af0Q9OLqK9fNdGjyuL0XGUTn8eeSGMjML sts4K8Vq0nebpn4o85Yx0UYKg12dsC4rV7okuXSBoZR5g28+tFViWJeqDwhyKoHB8vzRe0dzV7l 0KHGAgLBTv3/cBu/aYvQ3d7cLuDWNQ+oPR5Cw6DcSTBf7GGIaoKmrsa87Q4sm1XjC5mNUnQMfBY L/sCKLDbjXfMJTYnlkF2M9nGB2uGhCiXy3AZrVrjXp2GyuwVRDc9pHQYBrg5nb3ctDinMYVFkp/ IWLbjQ1M6KeMwzjixDAA4VQAAYAIWQe4CYGlWG9KavoJFMIxxwgnZQoAI3Ju4fJAM3rGP8ayjwf zMYBRpA7FvLD6OYJ2m0tKL2OeeuSBqJXWj9pnPAEd9zgkYhdeRj7QNhAdGrbreMqV1SxfpNMA0I pBZIa4ceypfMvX26F3fwghPR/ZvXzfQ7oDY5syrM7q4m5j0VHWxLUvors0= X-Received: by 2002:a05:600c:1994:b0:490:48df:2793 with SMTP id 5b1f17b1804b1-4909c0e77d6mr57063245e9.26.1780066057244; Fri, 29 May 2026 07:47:37 -0700 (PDT) Received: from dario-ThinkPad-P14s-Gen-5.amarulasolutions.com ([2.196.43.161]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-4909d6eb470sm38694785e9.10.2026.05.29.07.47.35 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 29 May 2026 07:47:36 -0700 (PDT) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: domenico.acri@engicam.com, francesco.utel@engicam.com, michael@amarulasolutions.com, linux-amarula@amarulasolutions.com, Dario Binacchi , Alexandre Torgue , Conor Dooley , Krzysztof Kozlowski , Maxime Coquelin , Rob Herring , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-stm32@st-md-mailman.stormreply.com Subject: [PATCH v2 12/15] arm64: dts: st: support Engicam MicroGEA-STM32MP257 SoM Date: Fri, 29 May 2026 16:46:26 +0200 Message-ID: <20260529144707.3931919-13-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260529144707.3931919-1-dario.binacchi@amarulasolutions.com> References: <20260529144707.3931919-1-dario.binacchi@amarulasolutions.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Support Engicam MicroGEA-STM32MP257 SoM with: - 8 GB eMMC Flash - 2 GB LPDDR4 DRAM The SoM also provides an Ethernet MAC, but Ethernet support is not enabled at this stage due to a known silicon limitation documented in [1]. This corresponds to section 2.21.2 ("ETH1 RMII mode could have CRC errors"), where CRC errors may occur in ETH1 RMII direct mode when directly connected to I/Os. The workaround requires use of the Ethernet switch (ETHSW), which introduces additional DT bindings and topology complexity. This is intended to be addressed in a separate patch series. [1] https://www.st.com/resource/en/errata_sheet/es0598-stm32mp23xx25xx-device-errata-stmicroelectronics.pd Signed-off-by: Dario Binacchi --- (no changes since v1) .../dts/st/stm32mp257-engicam-microgea.dtsi | 64 +++++++++++++++++++ 1 file changed, 64 insertions(+) create mode 100644 arch/arm64/boot/dts/st/stm32mp257-engicam-microgea.dtsi diff --git a/arch/arm64/boot/dts/st/stm32mp257-engicam-microgea.dtsi b/arch/arm64/boot/dts/st/stm32mp257-engicam-microgea.dtsi new file mode 100644 index 000000000000..67be66cd1930 --- /dev/null +++ b/arch/arm64/boot/dts/st/stm32mp257-engicam-microgea.dtsi @@ -0,0 +1,64 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * Copyright (C) 2026 Amarula Solutions, Dario Binacchi + * Copyright (C) 2026 Engicam srl + */ + +/dts-v1/; + +#include +#include "stm32mp257.dtsi" +#include "stm32mp25xf.dtsi" +#include "stm32mp25-pinctrl.dtsi" +#include "stm32mp25xxai-pinctrl.dtsi" + +/ { + model = "Engicam MicroGEA STM32MP257 SoM"; + compatible = "engicam,microgea-stm32mp257", "st,stm32mp257"; + + memory@80000000 { + device_type = "memory"; + reg = <0x0 0x80000000 0x0 0x80000000>; + }; +}; + +&scmi_regu { + scmi_vddio1: regulator@0 { + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + }; + scmi_vddcore: regulator@b { + reg = ; + regulator-name = "vddcore"; + }; + scmi_v1v8: regulator@e { + reg = ; + regulator-name = "v1v8"; + }; + scmi_v3v3: regulator@10 { + reg = ; + regulator-name = "v3v3"; + }; + scmi_vdd3v3_usb: regulator@14 { + reg = ; + regulator-name = "vdd3v3_usb"; + }; +}; + +/* eMMC */ +&sdmmc2 { + pinctrl-names = "default", "opendrain", "sleep"; + pinctrl-0 = <&sdmmc2_b4_pins_a &sdmmc2_d47_pins_a>; + pinctrl-1 = <&sdmmc2_b4_od_pins_a &sdmmc2_d47_pins_a>; + pinctrl-2 = <&sdmmc2_b4_sleep_pins_a &sdmmc2_d47_sleep_pins_a>; + non-removable; + no-sd; + no-sdio; + st,neg-edge; + bus-width = <8>; + vmmc-supply = <&scmi_v3v3>; + vqmmc-supply = <&scmi_vddio2>; + mmc-ddr-1_8v; + mmc-hs200-1_8v; + status = "okay"; +}; -- 2.43.0