From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-wm1-f51.google.com (mail-wm1-f51.google.com [209.85.128.51]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 54BDC3F4DD2 for ; Fri, 29 May 2026 15:56:14 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.51 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780070176; cv=none; b=p+GD3gLCKr1KkARv5z3WPgbvpUOVtwksJmxHHy467yHJgVtiZFRRR6YHYVPOZp6WfC1WoCPwXK0QFPnctJuP61Vp+FvqYRGvZpaDwG63fgkNBJs6Jf+VDyBUSx5RVTstdtMsRiC8kKez4oWwleVY9VJJXeV8/1pjXWhThDy6XWA= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780070176; c=relaxed/simple; bh=pfzdD5QBsrRG+g/YpXX56oNZmnkuRJSc0BJAKCqLm6Y=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=pYyciLHMpFIgQrS60K/G26JiXB1thWObMHOduqHyacQG/aJUR3hfhkXIqGmZvUOr8swhaYkPtv01cgnBQAy76VUK/0chZOEW2Jd5jzesssISApno5VykQS4OwRshad7n5q3H3qacnuwEX7WGhzIPvHHDN/xRj3MXr51P+k1v+Jo= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=VjPHzpsH; arc=none smtp.client-ip=209.85.128.51 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="VjPHzpsH" Received: by mail-wm1-f51.google.com with SMTP id 5b1f17b1804b1-4905e190c71so68450715e9.3 for ; Fri, 29 May 2026 08:56:14 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1780070173; x=1780674973; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=p1A+YljpcvCERY1OoB5p2TF1PX3S8oCba6E+e91fZVo=; b=VjPHzpsHTlvc7cFwGrabzlNhwOgRmE2x/03OFhZLgKmW6YR5fo8DeNUsRX3Nf/vUmP M0FC+lgdxfY/eFIYrqs02nzq4YcF5dpFZDP4D3I0LU7FX7eodP++mi3GvLmusOKe2F+V Hu66zfIyuAs0EOvJJNnhvBTTlo5n56Y0QBagKn/kI9mJfTPtwp4ADiVXsKUO7ObSK+CF LqUqL82a9UH1eoZnWCTbsrgbrFHSF2j4AxuqOn0BwXWTSxivwCY9UaIboGnasbvh4O+K YSmncEneIYfjaM1WZJ/pNfhlj9ZThU7yZQZ+w01WbRwviBQYefXmgHfEjtrp6a/d4U2v uXjA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1780070173; x=1780674973; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=p1A+YljpcvCERY1OoB5p2TF1PX3S8oCba6E+e91fZVo=; b=eCL14mxLdbkgpHZqA9lEX4/wOJJvyQ/J9trosN1RgDrkL+kl5zg8aK3ukrX+qBJo1K mco5c/2YCCi+gbTafTw7BZHOm+C7GUag7R3nV+myepzCnjl83qX0D9D3SfjdVPTo38ga 3PWAtHQK7z0/IeP2SBh3B1m/mCjoNyAfHTpPS8Y4t7nRWy/JhWO0KbjfbY703BQPy81J UlwxoxE8WYsX/M5GdURhJrDU82S1RcvD1p6a+HvHhEFysVt6JF7xyx/k5NpaL+WHKjpr 4sBFbxJvzeL5EUyBaAQ4JJRVJbOWzM5Z1R7op33xGyNq+YetzUkooiJeoriWwCGYlhoj NSyg== X-Forwarded-Encrypted: i=1; AFNElJ+cJVn74AQMda4Kw2E4toKcx7s5iYsfe+8x5b780A5DWiTjCe8y/zpnbYaUeR+6knWvavgz+gsPBDPz5fU=@vger.kernel.org X-Gm-Message-State: AOJu0Ywk9N+qrb74rQ4bjnALj6c/U9U+uXqxZwpO5v8Pu0EDOFVKryRS DVLa2mxeOqiT/TdxZ0UrpKI8YgLSCf5ZiGLmRGvh83TbI0pYTcO1MmSn X-Gm-Gg: Acq92OEP8Yqypn7RsGby3gmPzqQWX42+YcRVkPMjBdIVSpS4YAyAo/NZk5Q74ViNy6j DwTApiv9n7pDQe5OKUSXpsldDMQrF0tjZrIdDCiv/z54fFkGF3InoOIkoWHZEGQnPbDuOPHBxWF YIkgE1c7q8L62jvq+Dy7cPiRlmGPnDUGZJWYpa4D1jeGBWCq5t7q0V4/KXjPrBd8sllpt/gW+R9 0yWrEbGt4d3yqaLQMvMunYPe0gojLoJEXjCEPwwLO/vFvdy3oL2rJ4mi87WZqMYEelt0Ws5hzfX y7uM2PVvF8eDWRKGBKNELGhH0ObVh3qh3mJ/sigfuR2uIqQ7upQ2EcgfwFdYunSeoz8LNp36S2y qTx2rvlaXfB7gK+Qt61/yw7sE7hF4g3M+L9g0JZLE2SUzljToI1Oql/ZWUtoZoqJpu8ZP+5GzTK LxpLHFE/GSTkzzRqce1M5WluAjGr4LcbfmTSWPIcneBladD1XKaTti5V0hvYP3SaU4JL6YG4L3z h/ZHeofEeMKuP/Xai8+6cPtZIXHYivH8DfjAXDb X-Received: by 2002:a05:600c:4703:b0:490:9d1b:f086 with SMTP id 5b1f17b1804b1-490a2915c45mr3835355e9.14.1780070172686; Fri, 29 May 2026 08:56:12 -0700 (PDT) Received: from debian.tailb81abf.ts.net (2a01cb09e0354cc878d00097536575e1.ipv6.abo.wanadoo.fr. [2a01:cb09:e035:4cc8:78d0:97:5365:75e1]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-4909cabfd6esm55150315e9.15.2026.05.29.08.56.11 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 29 May 2026 08:56:12 -0700 (PDT) From: MidG971 To: Tomeu Vizoso , Oded Gabbay Cc: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Heiko Stuebner , dri-devel@lists.freedesktop.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-rockchip@lists.infradead.org, linux-kernel@vger.kernel.org, Midgy BALON Subject: [PATCH v2 3/4] arm64: dts: rockchip: rk356x: Add NPU and its IOMMU Date: Fri, 29 May 2026 17:58:23 +0200 Message-Id: <20260529155824.3099831-4-midgy971@gmail.com> X-Mailer: git-send-email 2.39.5 In-Reply-To: <20260529155824.3099831-1-midgy971@gmail.com> References: <20260529155824.3099831-1-midgy971@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit From: Midgy BALON Add the RKNN core 0 and its IOMMU to the RK3568 SoC dtsi, mirroring the RK3588 pattern in rk3588-base.dtsi but with rk3568-specific clocks, resets, power domain, and a rockchip,pmu phandle required for the NPU NOC bus de-idle sequence. Both nodes remain disabled by default; boards enable them as needed. Signed-off-by: Midgy BALON --- arch/arm64/boot/dts/rockchip/rk356x-base.dtsi | 31 +++++++++++++++++++ 1 file changed, 31 insertions(+) diff --git a/arch/arm64/boot/dts/rockchip/rk356x-base.dtsi b/arch/arm64/boot/dts/rockchip/rk356x-base.dtsi index 8893b7b6c..2c2a57ea3 100644 --- a/arch/arm64/boot/dts/rockchip/rk356x-base.dtsi +++ b/arch/arm64/boot/dts/rockchip/rk356x-base.dtsi @@ -929,6 +929,37 @@ qos_rga_wr: qos@fe158300 { reg = <0x0 0xfe158300 0x0 0x20>; }; + rknn_core_0: npu@fde40000 { + compatible = "rockchip,rk3568-rknn-core"; + reg = <0x0 0xfde40000 0x0 0x1000>, + <0x0 0xfde41000 0x0 0x1000>, + <0x0 0xfde43000 0x0 0x1000>; + reg-names = "pc", "cna", "core"; + interrupts = ; + clocks = <&cru ACLK_NPU>, <&cru HCLK_NPU>, + <&scmi_clk SCMI_CLK_NPU>, <&cru PCLK_NPU_PRE>; + clock-names = "aclk", "hclk", "npu", "pclk"; + assigned-clocks = <&scmi_clk SCMI_CLK_NPU>; + assigned-clock-rates = <200000000>; + resets = <&cru SRST_A_NPU>, <&cru SRST_H_NPU>; + reset-names = "srst_a", "srst_h"; + power-domains = <&power RK3568_PD_NPU>; + rockchip,pmu = <&pmu>; + iommus = <&rknn_mmu_0>; + status = "disabled"; + }; + + rknn_mmu_0: iommu@fde4b000 { + compatible = "rockchip,iommu"; + reg = <0x0 0xfde4b000 0x0 0x40>; + interrupts = ; + clock-names = "aclk", "iface"; + clocks = <&cru ACLK_NPU>, <&cru HCLK_NPU>; + power-domains = <&power RK3568_PD_NPU>; + #iommu-cells = <0>; + status = "disabled"; + }; + qos_npu: qos@fe180000 { compatible = "rockchip,rk3568-qos", "syscon"; reg = <0x0 0xfe180000 0x0 0x20>; -- 2.39.5