From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-wr1-f51.google.com (mail-wr1-f51.google.com [209.85.221.51]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 6BE8F331A43 for ; Sat, 30 May 2026 16:07:14 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.51 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780157236; cv=none; b=MqllkN7fzOTDX0+kGPoRYZ8xdQ5NHn13jP6mQzdr/fOp3WnV+Js3l5yTyH1ZSBkK96Mi8pRo6sTWGgK03qyqog80YrOnGqAY3D414Ket+5Hyb7QlvLeBITgtE9LdPieFrf1CVT9Gc746ZaIjbSLbN+woSjtKne1kdJ8Bvvq09RQ= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780157236; c=relaxed/simple; bh=oJaLQm7RO4ezlWTTXjCrTAAHg8KhdMd5CaAE1SfLUXM=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=qWXS20R4jBN/r0Z5+YTD11VB381FDormyo4oj/IGSh6ZPbqUg2atwmFzthZKgjGJ6uMxZTW5zEQNpc7eK9qQoFdPQXThr+xHS2BRKws1elIbjnfYdbqnVVvMb8W9Vz/JpO+UeOjgzFM1/Z6HFXOWJuP6OP+H0iVuTk5wLvHwltg= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=pXCyCyEn; arc=none smtp.client-ip=209.85.221.51 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="pXCyCyEn" Received: by mail-wr1-f51.google.com with SMTP id ffacd0b85a97d-45ef779c1c2so632926f8f.1 for ; Sat, 30 May 2026 09:07:14 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1780157233; x=1780762033; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=sh+f2AliULr9Rp7wvXUw2a0MafO9SPx6nLUlNFzn0RI=; b=pXCyCyEnOK1AzweldIusjmSZ4u8N4g3zqY9XGPuyJPoJDbQJlDAKHb8kJvznHAU6lc 4c5z7mGBeQWH8a6414G3Yya9GWYHvlt2fTichrvPStlJbINt0niM/hbSSyLP/Q2h7yPw 8MKM7B5QL9UaUwQRqOiNeco4VQSkJXeHDCueaTPyIdKgNV6WW6AfQ+e55WTcaiIv8cKF ypcR0Gm0Lu+6OdkQcuOVeK5WBWdSL1GduDTepD1usypt9ASBfIaSR9nqn/Vp2vjaj0Nu PXLLXIVB0w6DiDAGCPnYf8I9rTNXriSaEVGWhLPKb9cZo7I9qHHKf1sYTjgKGJkFKwK5 Ei2A== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1780157233; x=1780762033; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=sh+f2AliULr9Rp7wvXUw2a0MafO9SPx6nLUlNFzn0RI=; b=pewatIjcFUEB2VI45ozJfGLMQESwI6LINZqpmeL8fG4GijVZArBd/NzZHKXBfcFPNK GmWCtV+cQABfQ+Qr9gpUba3Thx++l+VI7cYjFzD0CqWX+zDQQAxXYgq+b+aMOft2hisN 0wC08KMheByyAAYEGstbEoDeBwPBHjzcIfe5R/Jgz5PW+4N2Z80txQjm/J5Cbm3l2ZM5 /6a8tW+LhX1ujpmL/EquJwWwMcnRLgKfTnHSH/8blgqdduq/APqfMFSrFTLR/r4KJ6t1 rxeCzQte+RU9OKn3AYeEtMHifAu9JVl1EvDUwrIi4uZmIp0tOZB5ZRXtjAD239bFo69b m6/w== X-Forwarded-Encrypted: i=1; AFNElJ/FmR9b3IHRJmBbf6YfKTchgmyHgcIF39H6KgyRIwg7e8MKCzbQAWRWFJb5TZ4exLrOzBG9du/+uXIacMc=@vger.kernel.org X-Gm-Message-State: AOJu0YwMLbGTTlgdbNkMxuG+usI6V5t3zsRVX5NKUjTxHLpE06Icl04F 4yGFGOJ7vzXBNN2/uUfA7zWrM7jYFBBecZbsLDg5b5+F6OGheeKu6/Wd X-Gm-Gg: Acq92OEVhHD0TOBFGPG4AfMZ0giWsv1Dusl7CdXJm+tq+CJjWPRNTS5+r/Gc/nTQ5nj p93PH3T6WEwEU6Qlm5sMKjImqNJF8Fdq7H+SlGlyCFDoSiIHaTG+7PK2hq3YovbUZac7/n2OM60 H9PjBcXL48DD5VFzruRd2CYUr0HHbzBP5Ip3Ofr9pyH7jAeweR0ogkx8OSOq44OwpUC/s47a18/ bKAT+ZR7Z9ItkoPLkINp69F2CAGO7fYrq6UipN9VQ/DH7r6yXdyzmQtte+IcatyqDKFsbFRFJIi cMUQbYEGhygxbdop3l1yhX/Y3/Es7da6tdy2cOrzbNvVF4b1mGWI9U+hJmrUKbR8qy0GxvG/E1z zha0j9oxgZ9HAUz6kH7b3T1iLFSD618aaXOY7XyHyBpsCS72jKbMdV0UMpTBsyZhp2sa8HaL/ER On3/xrTCbBkMgMKC1hxt0eCkzPs+s= X-Received: by 2002:a05:6000:22c7:b0:43d:762e:76ba with SMTP id ffacd0b85a97d-45ef6b19b8emr8623681f8f.17.1780157232877; Sat, 30 May 2026 09:07:12 -0700 (PDT) Received: from olympus.. ([2a0a:ef40:ea3:3f01:2e0:4cff:fe68:285]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-45ef32fabcasm11667339f8f.0.2026.05.30.09.07.12 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 30 May 2026 09:07:12 -0700 (PDT) From: Dawid Olesinski To: herbert@gondor.apana.org.au, davem@davemloft.net, heiko@sntech.de Cc: linux-crypto@vger.kernel.org, linux-rockchip@lists.infradead.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, clabbe@baylibre.com, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, linux-kernel@vger.kernel.org, Dawid Olesinski Subject: [PATCH 1/4] dt-bindings: crypto: rockchip: Add RK356x/RK3588 crypto engine binding Date: Sat, 30 May 2026 17:06:42 +0100 Message-ID: <20260530160704.3453555-2-dawidro@gmail.com> X-Mailer: git-send-email 2.47.3 In-Reply-To: <20260530160704.3453555-1-dawidro@gmail.com> References: <20260530160704.3453555-1-dawidro@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Add a YAML device tree binding for the Rockchip second-generation (V2) cryptographic hardware accelerator present on the RK3568 and RK3588 SoCs. The IP block exposes AES-ECB, AES-CBC, AES-XTS block ciphers, SHA-1, SHA-224, SHA-256, SHA-384, SHA-512, MD5, and SM3 hash algorithms, each with a hardware DMA engine controlled via linked-list descriptors. The binding covers two compatible strings: - rockchip,rk3568-crypto: clocks and resets are driven directly by the non-secure CRU (accessible to Linux at EL1). - rockchip,rk3588-crypto: clocks and resets live in SECURECRU, a register bank sandboxed to TrustZone. Linux must request them through the ARM SCMI firmware interface (scmi_clk / scmi_reset), as direct MMIO access to SECURECRU from EL1 triggers a bus fault. Signed-off-by: Dawid Olesinski --- .../crypto/rockchip,rk3588-crypto.yaml | 69 +++++++++++++++++++ 1 file changed, 69 insertions(+) create mode 100644 Documentation/devicetree/bindings/crypto/rockchip,rk3588-crypto.yaml diff --git a/Documentation/devicetree/bindings/crypto/rockchip,rk3588-crypto.yaml b/Documentation/devicetree/bindings/crypto/rockchip,rk3588-crypto.yaml new file mode 100644 index 000000000000..4188ed8920db --- /dev/null +++ b/Documentation/devicetree/bindings/crypto/rockchip,rk3588-crypto.yaml @@ -0,0 +1,69 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/crypto/rockchip,rk3588-crypto.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Rockchip cryptographic offloader + +maintainers: + - Heiko Stuebner + - Corentin Labbe + - Dawid Olesinski + +properties: + compatible: + enum: + - rockchip,rk3568-crypto + - rockchip,rk3588-crypto + + reg: + maxItems: 1 + + interrupts: + maxItems: 1 + + clocks: + items: + - description: Core clock for the crypto IP internal logic + - description: AXI interconnect clock interface + - description: AHB interface clock + + clock-names: + items: + - const: core + - const: aclk + - const: hclk + + resets: + maxItems: 1 + + reset-names: + items: + - const: core + +required: + - compatible + - reg + - interrupts + - clocks + - clock-names + - resets + +additionalProperties: false + +examples: + - | + #include + + crypto@fe370000 { + compatible = "rockchip,rk3588-crypto"; + reg = <0x0 0xfe370000 0x0 0x2000>; + interrupts = ; + clocks = <&scmi_clk SCMI_CRYPTO_CORE>, + <&scmi_clk SCMI_ACLK_SECURE_NS>, + <&scmi_clk SCMI_HCLK_SECURE_NS>; + clock-names = "core", "aclk", "hclk"; + resets = <&scmi_reset SCMI_SRST_CRYPTO_CORE>; + reset-names = "core"; + }; -- 2.47.3