From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id CFD8337C90F for ; Thu, 4 Jun 2026 12:31:14 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780576281; cv=none; b=XP0WLwfopLHHc1lYDZBVLEUAJo9HTnJcxL7jIlobsCix67UuWxlA8hJOB0qve+15vMtJ+KkjC0Ahh75aLIshJW5GqFrFqDtefuoBYPc47XA28r6bRxtCV/DhKQoCi4tw2MV0QRkdE8FJdft8mZMWFYAoM2mF/1ynDggemzwpEsk= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780576281; c=relaxed/simple; bh=BzGjWMm7NOWQTFGGfvZVv4acRcjMzGDbIyUMsF+f/Sc=; h=From:Subject:Date:Message-Id:MIME-Version:Content-Type:To:Cc; b=s38r1zoDU5sDajyoKCDEvbvPRVf6irBqaO2bZdV7plmacClShNoALr3mX/uaFQ3HgpI2wHWHvOECbML+kGVxa1g5aXWgpEUpwwR0b2SC9hiQ7BY3X/81yyWaw6nvcNsi6Y+VYWrjYmYjPHVp7cgY+/CDccdukTsm8SDFQnEdZRM= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=H3NI3kj4; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=c/i0B36N; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="H3NI3kj4"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="c/i0B36N" Received: from pps.filterd (m0279870.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 6548VWIL140669 for ; Thu, 4 Jun 2026 12:31:13 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:message-id :mime-version:subject:to; s=qcppdkim1; bh=oVCtfvOAMMbqkNqCa+q9Cb 6hDsShNb4EGCU/ePnP6H0=; b=H3NI3kj4ZuurxfJZVm++bRwxL3cJBUp3YZlXUY MwZqAuxKRSoKNb7pTolPXWLrEWW/mewM5klj2kkr0E4YieQ7DnsM15srCgkkAVHl T/6sm/yKEJZmxZ9QfqkB+Fs1zLKE8yVOYPR+Hs9pvkW4D6xJ2kp0qHU0eSP5P2tQ T/WBDbfO71UaczluEjEdzQC30KtAKRwwrLv5FvS2XakzUKvTtB4uRzgX1SpjESqS mHXEmjxcXdZBkAPtMO3XKa/yHOT2xyE9L/2rP9HUdBT0/6jV5x0ztjhY16t1GkWs 4peHABjNr9tIVkG9kF32L/BNUOk8/yqOkNIScjj0ZhqJMQrg== Received: from mail-pf1-f200.google.com (mail-pf1-f200.google.com [209.85.210.200]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4ejyenaa8p-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Thu, 04 Jun 2026 12:31:13 +0000 (GMT) Received: by mail-pf1-f200.google.com with SMTP id d2e1a72fcca58-8423efdbe6fso471094b3a.0 for ; Thu, 04 Jun 2026 05:31:13 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1780576273; x=1781181073; darn=vger.kernel.org; h=cc:to:content-transfer-encoding:mime-version:message-id:date :subject:from:from:to:cc:subject:date:message-id:reply-to; bh=oVCtfvOAMMbqkNqCa+q9Cb6hDsShNb4EGCU/ePnP6H0=; b=c/i0B36NJTaFYTeDnZ64O+sNQMRlvPzwDfCPPkjZ48krGsBH22W3SPeIdfmYxYekeF 3mTUpxGFq3LgiUIhvQ4sdDvuYvH2GFlkZ+dPtdQv2lPOIgJTT0zmOX8/IHmUqwpA/4bd x6fuXgP/Mtbp01bLRK3HBJcRh+SJv8Ogbn7p6T8MGpVl9Q5+zfAaK2yWNPQZlAFyt9hv V4lqK1qIa0fibfMpQf6nB3oLL7YQyJybwKQTjW9H/aLLGRqqN5QTXzaiaswLfX+D6q0P 7Rl1Y82RSPDQ8WxWqgj5NZ5OYhzoMJviLylAexjLMplUK5O9sDhC7zYqwGuO7bjLhKDg sZDQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1780576273; x=1781181073; h=cc:to:content-transfer-encoding:mime-version:message-id:date :subject:from:x-gm-gg:x-gm-message-state:from:to:cc:subject:date :message-id:reply-to; bh=oVCtfvOAMMbqkNqCa+q9Cb6hDsShNb4EGCU/ePnP6H0=; b=ls+iWqkpmYqWHFb2HGrLvVZX9ElmVM/aX7JexyvN9FNwAU9IeEY+XSIGSseoDXGde/ pqsgCjc1Cfjw8lJ/MeMT8Dc0gk8/38EtOoKq/MdcYvOrhqLvMtSRMglSWJVzh9Qts6tB 810mNP0d9uErAOdOUORKwBXFPbvKZ9/TcKFL/anWkRZLcuIPK8FvDTNTSOk+QYnSlJc4 3O0CUXhWNx9llDDEvWAO8YagvvQajnmrNtNc9Bi3R3jQgkBfB1cdDiHu1WXruWjdSA60 wiDPdITHmhr07hTDsl/Sx3V4FkwBIeGbA8irwdS+1V0iCvRwPM4yw6I661TwUL6MTN32 b7OQ== X-Forwarded-Encrypted: i=1; AFNElJ+qk7A5SEwbg2etqiC2kWcyfxNGBSzbyNr61DJScGhzchRCLC/8nduwD5zpQ1y/T3oTepdGUxx+sSX3pDY=@vger.kernel.org X-Gm-Message-State: AOJu0YyNqUff9havH+UkDKWXMFB+VgjDy6QpRykCPDZFap4f80MNnzKd QtdeyUjqLmFaEMzpd3Bs+MtZTDcasyAEAGnycGTgoiFm/IbHPQulhFKprfTTkQOKJSFTgQyzYXN ysTL71SYA3/EdN1iaWAh84N+utS39dYTSkuffJug/0sK317m16GFTLrHdjIZFd6lEQNw= X-Gm-Gg: Acq92OGa2O19RKfWUghFxSnoDYpd3HE+xlX3LFTilgQVnXQfsqqUx/A7/dxxDN1mGyu qx0EfJfZTyKG0WaVbJxcREjhkOZ6GB0yWyYwU1QTT/M+NFOFtaawRhMUDv/FYJCGnfAzvJhehiM s32TzSZCXU7wYmliHeJ65GqhwK0n6tGGSZ0j7QGch/4RebgohcA4c1IDmOx5LkofCH303hNshEM PmmxTj1L3FTGhSub5q5zM3HHkuwXuJskJTKkILPHYvKmk4QvvAqoN5mJfblkFFnkzZB3fCktjLL FF/6+L1c5KUzfonYzjmbPQBq6RkfDNggP2c15L4W59AieK1ZtOwp2qxymiUNGOCtRTIPsL+C5iF wPAmwuT2/J/z6UcG50BkAnSoyu8u7ftLzjZT+QhD7l/2vont7NGwvwyR04C4= X-Received: by 2002:a05:6a00:368e:b0:841:dc85:1638 with SMTP id d2e1a72fcca58-84284f53d31mr7173790b3a.42.1780576272399; Thu, 04 Jun 2026 05:31:12 -0700 (PDT) X-Received: by 2002:a05:6a00:368e:b0:841:dc85:1638 with SMTP id d2e1a72fcca58-84284f53d31mr7173753b3a.42.1780576271868; Thu, 04 Jun 2026 05:31:11 -0700 (PDT) Received: from hu-naala-hyd.qualcomm.com ([202.46.22.19]) by smtp.gmail.com with ESMTPSA id d2e1a72fcca58-8428325d9a3sm6015917b3a.34.2026.06.04.05.31.04 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 04 Jun 2026 05:31:11 -0700 (PDT) From: Nabige Aala Subject: [PATCH v2 0/3] Subject: [PATCH 0/3] Add Shikra (QCM2390) display support Date: Thu, 04 Jun 2026 18:00:46 +0530 Message-Id: <20260604-shikra-display-v2-0-b3c1b2b67edc@oss.qualcomm.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: 8bit X-B4-Tracking: v=1; b=H4sIAPZvIWoC/3WNwQ6CMBBEf4X0bMlSDRVP/IfhsJQiq0CxC0RC+ HcLnr1M8pKZN6tg68myuEWr8HYmJtcHUKdImAb7h5VUBRYKVAopnCU39PIoK+KhxUWC1qlWcK0 xAxFGg7c1fQ7hvfgxT+XTmnG37I2GeHR+OR7nZO/9lc+JBIkWTVJmlxpR5445fk/YGtd1cQhRb Nv2BfxvrkzFAAAA X-Change-ID: 20260603-shikra-display-07767208fa90 To: Rob Clark , Dmitry Baryshkov , Abhinav Kumar , Jessica Zhang , Sean Paul , Marijn Suijten , David Airlie , Simona Vetter , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Krishna Manikandan , Loic Poulain , Bjorn Andersson , Konrad Dybcio , Will Deacon , Robin Murphy , "Joerg Roedel (AMD)" Cc: linux-arm-msm@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, iommu@lists.linux.dev, linux-arm-kernel@lists.infradead.org, Nabige Aala X-Mailer: b4 0.16-dev-d5d98 X-Developer-Signature: v=1; a=ed25519-sha256; t=1780576263; l=2713; i=nabige.aala@oss.qualcomm.com; s=20260520; h=from:subject:message-id; bh=BzGjWMm7NOWQTFGGfvZVv4acRcjMzGDbIyUMsF+f/Sc=; b=DMPp/3/P7p0mXsQD7I5mVa3XnUwoOu1FC9g/lOw0Oil7tXRLfw36d3FtC9Vm0lebimbzZc3mx 2nZUxp3Ljv9ArLU9lP93ovjQqDjl059xpYQ4hTofSNFsZeINsNo4k+V X-Developer-Key: i=nabige.aala@oss.qualcomm.com; a=ed25519; pk=PYHJom8sPos1IGkrbCCsWiE7XTBQrQZd9jzAo051tgw= X-Authority-Analysis: v=2.4 cv=JaSMa0KV c=1 sm=1 tr=0 ts=6a217011 cx=c_pps a=mDZGXZTwRPZaeRUbqKGCBw==:117 a=fChuTYTh2wq5r3m49p7fHw==:17 a=IkcTkHD0fZMA:10 a=FelO9ux0wxsA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=gowsoOTTUOVcmtlkKump:22 a=bC-a23v3AAAA:8 a=EUspDBNiAAAA:8 a=3zM2i4eYArf5VB82j9MA:9 a=3ZKOabzyN94A:10 a=QEXdDO2ut3YA:10 a=zc0IvFSfCIW2DFIPzwfm:22 a=FO4_E8m0qiDe52t0p3_H:22 X-Proofpoint-ORIG-GUID: z57ZaywEWDibHfauSkfL166moL8XXAqq X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNjA0MDEyMiBTYWx0ZWRfX4uxqb9LqvF1h EYAV8lkkZNxfA1RXns1f5QnTqwt2YRl9YAyJzseHHf3cajUhVVk6N8j+g9pNoRz6xokVCSvUZt2 EMSyQlXOLSrCHvEvVS+Rz36DCdasg4ztHSwCzUVnxirn4uhEmsM3KPHdRpKIZ4wTuu9vWak4Qd3 rtbf5gVmqQMofPz0Jdn+TqWMTFbDqubXkF/3oOCkx4QAsbZCVMMUZ7MSZBBOXcS2xOiKTGHWRfx bf8n3dHqhq6gjQPkVykYl882vqtWPc3HCQ5+YbUV2R2IV1+K2dz8YaL2yIQtfHPgIGYrAwvVS4k zHatiwJC9u1Rj78YSyyxWxuJEoSgI2tKESO9BjNkVPn8iT56jwHbl4YZrqchFwSO+o8NdQKPiUO VDWZMCxDorEWy+4hQa5HBuSGQeP97vXMQWtjoKIzgxDHmF6fXiLByPoA0w2IIRG+XAfl6u+07kb xSGF+/mYXxiziYitjOw== X-Proofpoint-GUID: z57ZaywEWDibHfauSkfL166moL8XXAqq X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.125,FMLib:17.12.100.49 definitions=2026-06-04_03,2026-05-28_03,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 spamscore=0 phishscore=0 bulkscore=0 adultscore=0 lowpriorityscore=0 suspectscore=0 clxscore=1015 malwarescore=0 priorityscore=1501 impostorscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2605210000 definitions=main-2606040122 Shikra (QCM2390) is a Qualcomm SoC based on the QCM2290 family that reuses the same MDSS/DPU 6.5 hardware as QCM2290. This series enables the display subsystem for Shikra by adding DT binding updates for MDSS, DSI controller and DPU, arm64 defconfig enablement for the ILI7807S DSI panel, and UBWC configuration mapping Shikra to qcm2290_data. Driver and SMMU support are covered by the existing qcom,qcm2290-mdss fallback compatible string — no separate drm/msm or IOMMU patches are required. Tested on Shikra CQM EVK board with ILI7807S DSI panel. Display pipeline probes cleanly and panel renders correctly. Signed-off-by: Nabige Aala --- Nabige Aala (3): dt-bindings: display: msm: qcm2290: Add Shikra MDSS arm64: defconfig: Enable ILI7807S DSI panel driver soc: qcom: ubwc: Add Shikra UBWC config Documentation/devicetree/bindings/display/msm/dsi-controller-main.yaml | 1 + Documentation/devicetree/bindings/display/msm/qcom,qcm2290-dpu.yaml | 4 +++- Documentation/devicetree/bindings/display/msm/qcom,qcm2290-mdss.yaml | 34 +++++++++++++++++++++++++++------- arch/arm64/configs/defconfig | 1 + drivers/gpu/drm/msm/disp/dpu1/dpu_kms.c | 1 + drivers/soc/qcom/ubwc_config.c | 1 + 5 files changed, 33 insertions(+), 8 deletions(-) --- Prerequisite-Message-Id: <20260518-ili7807s-panel-v1-0-d7b048163b1c@oss.qualcomm.com> --- Changes in v2: - Drop drm/msm/mdss: Shikra support patch; driver reuse is handled via the qcom,qcm2290-mdss fallback compatible string (per Dmitry's review) - Drop iommu/arm-smmu: Shikra SMMU client table patch; not required with fallback compatible approach - Fix UBWC config to map qcom,shikra to qcm2290_data instead of no_ubwc_data; Shikra shares UBWC support with QCM2290 - Refactor series from 5 patches to 3 patches - Link to v1: https://patch.msgid.link/20260603-shikra-display-v1-0-aeac1b94faa7@oss.qualcomm.com --- Nabige Aala (3): dt-bindings: display: msm: qcm2290: Add Shikra MDSS arm64: defconfig: Enable ILI7807S DSI panel driver soc: qcom: ubwc: Add Shikra UBWC config .../bindings/display/msm/dsi-controller-main.yaml | 1 + .../bindings/display/msm/qcom,qcm2290-dpu.yaml | 7 ++-- .../bindings/display/msm/qcom,qcm2290-mdss.yaml | 38 ++++++++++++++++++---- arch/arm64/configs/defconfig | 1 + drivers/soc/qcom/ubwc_config.c | 1 + 5 files changed, 39 insertions(+), 9 deletions(-) --- base-commit: 3a34f9c13cc0688f8db2a0db8506bf8c0d90737d change-id: 20260603-shikra-display-07767208fa90 Best regards, -- Nabige Aala